PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

44
PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1

Transcript of PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

Page 1: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

1

PART 6: (1/2)

Enhancing CPU Performance

CHAPTER 16:MICROPROGRAMMED CONTROL

Page 2: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

2

Control Unit Organization

Page 3: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

3

Micro-programmed Control

• Use sequences of instructions (see earlier notes) to control complex operations

• Called micro-programming or firmware

Page 4: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

4

Implementation (1)

• All the control unit does is generate a set of control signals

• Each control signal is on or off• Represent each control signal by a bit• Have a control word for each micro-operation• Have a sequence of control words for each

machine code instruction• Add an address to specify the next micro-

instruction, depending on conditions

Page 5: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

5

Implementation (2)

• Today’s large microprocessor– Many instructions and associated register-level

hardware– Many control points to be manipulated

• This results in control memory that– Contains a large number of words

• co-responding to the number of instructions to be executed

– Has a wide word width • Due to the large number of control points to be manipulated

Page 6: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

6

Micro-program Word Length

• Based on 3 factors– Maximum number of simultaneous micro-

operations supported– The way control information is represented or

encoded– The way in which the next micro-instruction

address is specified

Page 7: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

7

Micro-instruction Types

• Each micro-instruction specifies single (or few) micro-operations to be performed– (vertical micro-programming)

• Each micro-instruction specifies many different micro-operations to be performed in parallel– (horizontal micro-programming)

Page 8: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

8

Vertical Micro-programming

• Width is narrow• n control signals encoded into log2 n bits• Limited ability to express parallelism• Considerable encoding of control information

requires external memory word decoder to identify the exact control line being manipulated

Page 9: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

9

Horizontal Micro-programming

• Wide memory word• High degree of parallel operations possible• Little encoding of control information

Page 10: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

10

Typical Microinstruction Formats

Page 11: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

11

Horizontal versus Vertical

Page 12: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

12

Compromise

• Divide control signals into disjoint groups• Implement each group as separate field in

memory word• Supports reasonable levels of parallelism

without too much complexity

Page 13: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

13

Organization ofControl Memory

Page 14: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

14

Control Unit

Page 15: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

15

Control Unit Function

• Sequence login unit issues read command• Word specified in control address register is read into control

buffer register• Control buffer register contents generates control signals and

next address information• Sequence login loads new address into control buffer register

based on next address information from control buffer register and ALU flags

Page 16: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

16

Next Address Decision

• Depending on ALU flags and control buffer register– Get next instruction

• Add 1 to control address register

– Jump to new routine based on jump microinstruction• Load address field of control buffer register into control

address register

– Jump to machine instruction routine• Load control address register based on opcode in IR

Page 17: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

17

Functioning of Micro programmed

Control Unit

Page 18: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

18

Wilkes Control

• 1951• Matrix partially filled with diodes• During cycle, one row activated– Generates signals where diode present– First part of row generates control– Second generates address for next cycle

Page 19: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

19

Wilkes's Microprogrammed Control Unit

Page 20: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

20

Advantages and Disadvantages of Microprogramming

• Simplifies design of control unit– Cheaper– Less error-prone

• Slower

Page 21: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

21

Tasks Done By Microprogrammed Control Unit

• Microinstruction sequencing• Microinstruction execution• Must consider both together

Page 22: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

22

Design Considerations

• Size of microinstructions• Address generation time– Determined by instruction register• Once per cycle, after instruction is fetched

– Next sequential address• Common in most designed

– Branches• Both conditional and unconditional

Page 23: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

23

Sequencing Techniques

• Based on current microinstruction, condition flags, contents of IR, control memory address must be generated

• Based on format of address information– Two address fields– Single address field– Variable format

Page 24: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

24

Branch Control Logic: Two Address Fields

Page 25: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

25

Branch ControlLogic: Single Address Field

Page 26: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

26

Branch Control Logic: Variable

Format

Page 27: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

Address Generation

Explicit Implicit

Two-field Mapping

Unconditional Branch Addition

Conditional branch Residual control

Page 28: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

28

Execution

• The cycle is the basic event• Each cycle is made up of two events– Fetch• Determined by generation of microinstruction address

– Execute

Page 29: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

29

Execute

• Effect is to generate control signals• Some control points internal to processor• Rest go to external control bus or other

interface

Page 30: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

30

Control Unit Organization

Page 31: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

31

A Taxonomy of Microinstructions

• Vertical/horizontal• Packed/unpacked• Hard/soft microprogramming• Direct/indirect encoding

Page 32: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

32

Improvements over Wilkes

• Wilkes had each bit directly produced a control signal or directly produced one bit of next address

• More complex address sequencing schemes,• using fewer microinstruction bits, are possible• Require more complex sequencing logic module• Control word bits can be saved by encoding and

subsequently decoding control information

Page 33: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

33

How to Encode

• K different internal and external control signals • Wilkes’s:

– K bits dedicated – 2K control signals during any instruction cycle

• Not all used– Two sources cannot be gated to same destination– Register cannot be source and destination– Only one pattern presented to ALU at a time– Only one pattern presented to external control bus at a time

• Require Q < 2K which can be encoded with log2Q < K bits• Not done

– As difficult to program as pure decoded (Wilkes) scheme– Requires complex slow control logic module

• Compromises– More bits than necessary used– Some combinations that are physically allowable are not possible to encode

Page 34: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

34

Specific Encoding Techniques

• Microinstruction organized as set of fields• Each field contains code• Activates one or more control signals• Organize format into independent fields– Field depicts set of actions (pattern of control signals) – Actions from different fields can occur simultaneously

• Alternative actions that can be specified by a field are mutually exclusive– Only one action specified for field could occur at a time

Page 35: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

35

Microinstruction EncodingDirect Encoding

Page 36: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

36

LSI-11 Microinstruction Execution

Alternative Microinstruction Formats for aSimple Machine

Page 37: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

37

Simplified Block Diagram of the LSI-11 Processor

Page 38: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

38

Organization of the LSI-11 Control Unit

Page 39: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

39

LSI-11 Microinstruction Format

Page 40: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

40

IBM 3033 Microinstruction Execution

IBM 3033 Microinstruction Format

Page 41: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

41

TI 8800

Texas Instruments 8800 Software Development Board (SDB)

A Microprogrammable 32-bit computer card

Writable control store, implemented in RAM rather than ROM

Does not achieve the speed or density of a microprogrammed system with a ROM

Useful for developing prototypes and for educational purposes

Page 42: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

42

TI 8800 Block Diagram

Page 43: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

43

TI 8818 Microsequencer

Page 44: PART 6: (1/2) Enhancing CPU Performance CHAPTER 16: MICROPROGRAMMED CONTROL 1.

44

Next: PARALLEL PROCESSING