Design of high speed hybrid carry select adder
7
1654 978-1-4673-4529-3/12/$31.00 c 2012 IEEE
description
The paper describes the power and area efficient carry select adder (CSA). Firstly, CSA is one of the fastest adders used in many data-processing systems to perform fast arithmetic operations. Secondly, CSA is intermediate between small areas but longer delay Ripple Carry Adder (RCA) and a larger area with shorter delay carry look-ahead adder. Third, there is still scope to reduce area in CSA by introduction of some add-one scheme. In Modified Carry Select Adder (MCSA) design, single RCA and BEC are used instead of dual RCAs to reduce area and power consumption with small speed penalty. The reason for area reduction is that, the number of logic gates used to design a BEC is less than the number of logic gates used for a RCA design. Thus, importance of BEC logic comes from the large silicon area reduction when designing MCSA for large number of bits. MCSA architectures are designed for 8-bit, 16-bit, 32-bit and 64-bit respectively. The design has been synthesized at 90nm process technology targeting using Xilinx Spartan-3 device. Comparison results of modified CSA with conventional CSA show better results and improvements.
Transcript of Design of high speed hybrid carry select adder
-
1654978-1-4673-4529-3/12/$31.00 c2012 IEEE
-
2013 3rd IEEE International Advance Computing Conference (IACC) 1655
-
1656 2013 3rd IEEE International Advance Computing Conference (IACC)
-
2013 3rd IEEE International Advance Computing Conference (IACC) 1657
-
1658 2013 3rd IEEE International Advance Computing Conference (IACC)
-
2013 3rd IEEE International Advance Computing Conference (IACC) 1659
-
1660 2013 3rd IEEE International Advance Computing Conference (IACC)
/ColorImageDict > /JPEG2000ColorACSImageDict > /JPEG2000ColorImageDict > /AntiAliasGrayImages false /CropGrayImages true /GrayImageMinResolution 150 /GrayImageMinResolutionPolicy /OK /DownsampleGrayImages true /GrayImageDownsampleType /Bicubic /GrayImageResolution 300 /GrayImageDepth -1 /GrayImageMinDownsampleDepth 2 /GrayImageDownsampleThreshold 1.50000 /EncodeGrayImages true /GrayImageFilter /DCTEncode /AutoFilterGrayImages false /GrayImageAutoFilterStrategy /JPEG /GrayACSImageDict > /GrayImageDict > /JPEG2000GrayACSImageDict > /JPEG2000GrayImageDict > /AntiAliasMonoImages false /CropMonoImages true /MonoImageMinResolution 1200 /MonoImageMinResolutionPolicy /OK /DownsampleMonoImages true /MonoImageDownsampleType /Bicubic /MonoImageResolution 600 /MonoImageDepth -1 /MonoImageDownsampleThreshold 1.50000 /EncodeMonoImages true /MonoImageFilter /CCITTFaxEncode /MonoImageDict > /AllowPSXObjects false /CheckCompliance [ /None ] /PDFX1aCheck false /PDFX3Check false /PDFXCompliantPDFOnly false /PDFXNoTrimBoxError true /PDFXTrimBoxToMediaBoxOffset [ 0.00000 0.00000 0.00000 0.00000 ] /PDFXSetBleedBoxToMediaBox true /PDFXBleedBoxToTrimBoxOffset [ 0.00000 0.00000 0.00000 0.00000 ] /PDFXOutputIntentProfile (None) /PDFXOutputConditionIdentifier () /PDFXOutputCondition () /PDFXRegistryName () /PDFXTrapped /False
/CreateJDFFile false /Description >>> setdistillerparams> setpagedevice
![M05 arith1.ppt [호환 모드] · 2016-10-31 · Ripple Carry Adder-4-bit ripple carry adder-LSB에서발생된carry가MSB까지전파된후에야sum 계산완료-Carry의전파가adder의계산시간결정](https://static.fdocuments.us/doc/165x107/5e6dfaba8472c611153db48f/m05-eeoe-2016-10-31-ripple-carry-adder-4-bit-ripple-carry-adder-lsboeeoefeoecarryemsbeoeoeoeeoesum.jpg)
