ROM
FlipFlopsLatches[1]
1 Sequential logic networks State-machine structure (Mealy) typically edge-triggered D flip-flops output depends on state and input V. Sequential network.