VLSI SLIDE

15
[1] National Institute of Science & Technology ISWAR PRASAD TRIPATHY ELECTRONICS DESIGN AND AUTOMATION & VLSI DESIGN TOOLS NIST, Berhampur BY ISWAR PRASAD TRIPATHY

description

vilsi introduction

Transcript of VLSI SLIDE

Page 1: VLSI SLIDE

[1]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

ELECTRONICS DESIGN AND AUTOMATION &

VLSI DESIGN TOOLS

NIST, Berhampur

BY

ISWAR PRASAD TRIPATHY

Page 2: VLSI SLIDE

[2]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:VLSI TECHNOLOGY:

VLSI: Very Large Scale Integration

Integration of a large no of functions on a single chip provides:-

Less area/volume and therefore COMPACTNESS Less power consumption Less testing requirements at system level Higher RELIABILITY , mainly due to improved on-chip

interconnection Higher speed , due to significant reduced interconnection

length Significant cost saving

Page 3: VLSI SLIDE

[3]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:EDA DESIGN TOOLS:

Two types:- SEMICUSTOM and FULLCUSTOM

Semicustom design tools:- PSPICE: Schematic Capture-Netlist Generation-Simulation ALDEC:VHDL entry-FSM entry-Block Diagram entry-Delay models-Simulation XILINX: Schematic Capture-State Machine entry-VHDL entry-Functional

Simulation-Synthesis-Implementation-Timing Simulation-FPGA architechture/ FPGA editor-Downloading into Hardware

Fullcustom design tools:- TANNER TOOLS: Schematic entry- Symbol editor-Netlist generation-Simulation-

Waveform editor-Layout editor-LVS-Autolayout MENTOR GRAPHICS SYNOPSIS

Page 4: VLSI SLIDE

[4]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:PSPICE:

PSPICE: Personal Simulation Program with Integrated Circuit Emphasis

Developed by Dr. Lawrence Nagel and others at University of California in early 1970’s

Includes extensive libraries of common discrete devices like BJT, MOSFET, SCR, Zener Diode, OPAMP, COMPARATOR,AMPLIFIER etc

Capability to simulate digital circuits, analog circuits, mixed circuits as well

4 basic applications: Design Editor, Pspice AD Basics, Stimulus Editor, Model Editor

Platform where individual components are modeled, simulated, desired waveforms are generated and analysis of circuits is done

Includes a model file associated with each component which includes various parameters such as temp. coefficients, current and voltage behaviour, operating points, current and voltage gains etc

Page 5: VLSI SLIDE

[5]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:PSPICE ANALYSIS:

Basically 3 types:- DC analysis, AC analysis, Time-Based analysis

DC analysis type: DC Sweep, Bias point Detail, DC Sensitivity, Small Signal DC Transfer

AC analysis type: AC Sweep, Noise Time-Based analysis type: Transient Analysis,

Fourier Analysis Additional Types: Parametric and Temperature

Sweep and Statistical Analysis

Page 6: VLSI SLIDE

[6]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:XILINX:

XILINX: World’s largest supplier of programmable logic and market leader in FPGA design

Xilinx ISE: Provides new features and enhancements that increase design and simulation speed and simplifies project development

Features and Enhancements:- Improved simulation performance Waveform Editor Project Manager Schematic Editor Integrated HDL Editor Functional and Timing Simulator Device implementation software for Xilinx CPLDs and FPGAs Complete design environment with HDL editor, State machine editor,

Block diagram editor, simulation and implementation and Synthesis

Page 7: VLSI SLIDE

[7]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:WORKING WITH XILINX:

Design Flow:-

Functional Simulation

Timing simulation

Schematic Static Entry Time Analysis

DesignEntry

DesignVerification

DesignImplement

Page 8: VLSI SLIDE

[8]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:ALDEC VHDL:

VHDL: VHSIC(Very High Speed Integrated Circuits) Hardware Description Language

Developed as a standard design and documentation language for VHSIC by the U.S. Department of Defense in 1981

Standard design language to be able to communicate design descriptions at various levels of abstraction

Allows portability of Design and Annotation and is effective tool for capturing a design

In VHDL:” Everything is simulatable but not synthesizable”

Page 9: VLSI SLIDE

[9]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:DESIGN FLOW WITH VHDL:

SILICON

BehavioralSpecification

partitioning

SynthesisTest

High levelBuilding

Gate levelsimulation

Map to targetTechnology

Layout andRoute

Page 10: VLSI SLIDE

[10]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

MULTILEVEL DESIGN ABSTACTION IN VHDL

3 levels of abstraction: Behavioral, Structural, Dataflow

BehavioralSynthesis

LogicSynthesis

MaskGeneration

Layout place&

Route

Page 11: VLSI SLIDE

[11]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:VHDL FEATURES:

High level design implementation Behavioral, Data flow and Structural modeling Package, components, library, subprograms, Data types and

operators Modeling combinational circuits Concurrency and Timing Modeling basic storage elements Modeling sequential circuits

Page 12: VLSI SLIDE

[12]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:TANNER TOOLS:

Full custom design tool with 5 integrated software packages:- S-EDIT (Schematic Editor) L-EDIT (Layout Editor) W-EDIT (Waveform Editor) T-SPICE LVS (Layout Versus Schematic) S-edit: Schematic capture tool that captures fully hierarchial IC designs L-edit: Mixed signal designing tool involved in layout and verification of

complex ICs W-edit: Waveform and data visualization tool that displays simulation and

analysis results T-SPICE: Powerful circuit simulator for fast and accurate simulations for analog

and mixed signal IC design LVS: Tool that compares two SPICE Netlists and optimizes the design

Page 13: VLSI SLIDE

[13]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:CMOS TECHNOLOGY:

CMOS: Complementary Metal Oxide Semiconductor CMOS= PMOS+NMOS ATTRIBUTES:- Wide supply voltage range from 3 to 15 volt High package density Less power consumption Fully restored logic level Low static power dissipation High input impedance High noise margin Bidirectional capability

Page 14: VLSI SLIDE

[14]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY

:BI-CMOS TECHNOLOGY:

BI-CMOS:- Bipolar CMOS= BJT + CMOS Most efficient design technology that combines merits of both

BJT and CMOS Merits from BJT: High speed of operation, Higher gain, better

high freq. characteristics etc Merits from CMOS: Low static power consumption and

dissipation, better output drive characteristics Mainly used for implementing high performance digital

systems

Page 15: VLSI SLIDE

[15]

Nati

onal In

stit

ute

of

Sci

en

ce &

Tech

nolo

gy

ISWAR PRASAD TRIPATHY


Vlsi Dsp Sb-Vlsi Design Flow

Vlsi Dsp Sb-Vlsi Design Flow

CMOS VLSI Design - pdfs.semanticscholar.org · Mead & Conway, Introduction to VLSI Systems ... Uyemura, Introduction to VLSI Circuits and Systems Wolf, Modern VLSI Design ...

CMOS VLSI Design - pdfs.semanticscholar.org · Mead & Conway, Introduction to VLSI Systems ... Uyemura, Introduction to VLSI Circuits and Systems Wolf, Modern VLSI Design ...

Lecture 3: CMOS Transistor Theoryvlsi.hongik.ac.kr/lecture/이전 강의 자료/vlsi... · 2011-03-06 · 3: CMOS Transistor Theory Slide 2CMOS VLSI Design. Introduction So far we

Lecture 3: CMOS Transistor Theoryvlsi.hongik.ac.kr/lecture/이전 강의 자료/vlsi... · 2011-03-06 · 3: CMOS Transistor Theory Slide 2CMOS VLSI Design. Introduction So far we

Introduction to CMOS VLSI Designcs6710/slides/Harris-MIPSx2.pdf · 2: MIPS Processor Example Slide 22CMOS VLSI Design HDLs Hardware Description Languages – Widely used in logic

Introduction to CMOS VLSI Designcs6710/slides/Harris-MIPSx2.pdf · 2: MIPS Processor Example Slide 22CMOS VLSI Design HDLs Hardware Description Languages – Widely used in logic

Introduction to CMOS VLSI Designkogge/courses/cse40462-VLSI-fa18/www/Public/... · CMOS VLSI Design Standard Cell Layout Layout Slide 17 Layout CMOS VLSI Design Slide 18 Gate Layout

Introduction to CMOS VLSI Designkogge/courses/cse40462-VLSI-fa18/www/Public/... · CMOS VLSI Design Standard Cell Layout Layout Slide 17 Layout CMOS VLSI Design Slide 18 Gate Layout

ECE520 VLSI Designpzarkesh/ECE520/lectures/lecture0.pdfECE520 - Lecture 1 University of New Mexico Slide: 14 VLSI Design Flow The goal of VLSI designers is to design a circuit block

ECE520 VLSI Designpzarkesh/ECE520/lectures/lecture0.pdfECE520 - Lecture 1 University of New Mexico Slide: 14 VLSI Design Flow The goal of VLSI designers is to design a circuit block

Lecture 3: CMOS Transistor Theoryideal.csie.ncku.edu.tw/vlsi/lect3.pdf · 3: CMOS Transistor Theory Slide 35CMOS VLSI Design RC Delay Model Use equivalent circuits for MOS transistors

Lecture 3: CMOS Transistor Theoryideal.csie.ncku.edu.tw/vlsi/lect3.pdf · 3: CMOS Transistor Theory Slide 35CMOS VLSI Design RC Delay Model Use equivalent circuits for MOS transistors

VLSI Question Bank Vlsi

VLSI Question Bank Vlsi

CDA 4213/CIS 6930 CMOS VLSI Design Lecture 11CDA 4213/CIS 6930 CMOS VLSI Design Lecture 11 Delay Estimation Linear Delay Model Slide 2 Source: Prof. David Harris’ Slides and Dr.

CDA 4213/CIS 6930 CMOS VLSI Design Lecture 11CDA 4213/CIS 6930 CMOS VLSI Design Lecture 11 Delay Estimation Linear Delay Model Slide 2 Source: Prof. David Harris’ Slides and Dr.

Introduction to CMOS VLSI Design...– Allows modules to be treated as black boxes ... MIPS Processor Example Slide 36CMOS VLSI Design Pitch Matching Synthesized controller area is

Introduction to CMOS VLSI Design...– Allows modules to be treated as black boxes ... MIPS Processor Example Slide 36CMOS VLSI Design Pitch Matching Synthesized controller area is

No Slide Titlejdelgado/EE334/Intro2011.pdf · •CMOS VLSI: smaller systems, fewer components –Higher volumes •CMOS VLSI: same dev. cost 10,000 vs. 10,000,000 units –Lower margins

No Slide Titlejdelgado/EE334/Intro2011.pdf · •CMOS VLSI: smaller systems, fewer components –Higher volumes •CMOS VLSI: same dev. cost 10,000 vs. 10,000,000 units –Lower margins

CMOS VLSI _ CMOS VLSI DESIGN.pdf

CMOS VLSI _ CMOS VLSI DESIGN.pdf

Digital Signal Processing VLSI Systemsmedia.ee.ntu.edu.tw/courses/dspdesign/14F/slide/1... · 2018. 10. 24. · DSP in VLSI Design Shao-Yi Chien 34 Problems: Power Density Intel VP

Digital Signal Processing VLSI Systemsmedia.ee.ntu.edu.tw/courses/dspdesign/14F/slide/1... · 2018. 10. 24. · DSP in VLSI Design Shao-Yi Chien 34 Problems: Power Density Intel VP

Introduction to CMOS VLSI Designkogge/courses/cse40462-VLSI-fa18/... · 2018-11-19 · 2 Logical Effort A Slide 3CMOS VLSI Design Slide 3 Motivating Example Ben Bitdiddle is the memory

Introduction to CMOS VLSI Designkogge/courses/cse40462-VLSI-fa18/... · 2018-11-19 · 2 Logical Effort A Slide 3CMOS VLSI Design Slide 3 Motivating Example Ben Bitdiddle is the memory

VLSI VS10xx Standalone Player - VLSI Solution Oy

VLSI VS10xx Standalone Player - VLSI Solution Oy

Advanced VLSI Design Unit 05: Datapath Units. Slide 2 Outline Adders Comparators Shifters Multi-input Adders Multipliers.

Advanced VLSI Design Unit 05: Datapath Units. Slide 2 Outline Adders Comparators Shifters Multi-input Adders Multipliers.

Introduction to CMOS VLSI Design - University of Colorado ...cwang/ECE4340/Chapter4_2.pdf · 2 CMOS VLSI Design Slide 3 Introduction Chip designers face a bewildering array of choices

Introduction to CMOS VLSI Design - University of Colorado ...cwang/ECE4340/Chapter4_2.pdf · 2 CMOS VLSI Design Slide 3 Introduction Chip designers face a bewildering array of choices

Lecture 1: Circuits & Layout - vlsi.hongik.ac.krvlsi.hongik.ac.kr/lecture/이전 강의 자료/vlsi/2_lect1_Circuits_Layout_54.pdf1: Circuits & Layout Slide 4CMOS VLSI Design Invention

Lecture 1: Circuits & Layout - vlsi.hongik.ac.krvlsi.hongik.ac.kr/lecture/이전 강의 자료/vlsi/2_lect1_Circuits_Layout_54.pdf1: Circuits & Layout Slide 4CMOS VLSI Design Invention

Introduction to CMOS VLSI Design · 1: Circuits & Layout Slide 7CMOS VLSI Design 1970’s processes usually had only nMOS transistors – Inexpensive, but consume power while idle

Introduction to CMOS VLSI Design · 1: Circuits & Layout Slide 7CMOS VLSI Design 1970’s processes usually had only nMOS transistors – Inexpensive, but consume power while idle

Digital Signal Processing VLSI Systems - 國立臺灣大學media.ee.ntu.edu.tw/courses/msoc/slide/10_hardware...memory bandwidth analysis for full-search block-matching VLSI architecture,”

Digital Signal Processing VLSI Systems - 國立臺灣大學media.ee.ntu.edu.tw/courses/msoc/slide/10_hardware...memory bandwidth analysis for full-search block-matching VLSI architecture,”