Sr latch / Flip-Flop

22
SR - Latch By - Mayank Dixit

TAGS:

description

Working of SR latch Described - Download the file and see the slide show :P

Transcript of Sr latch / Flip-Flop

Page 1: Sr latch / Flip-Flop

SR - LatchBy - Mayank Dixit

Page 2: Sr latch / Flip-Flop
Page 3: Sr latch / Flip-Flop

0

0

0

Page 4: Sr latch / Flip-Flop

0

0

0

Q`=1

Page 5: Sr latch / Flip-Flop

0

0

0

1

Page 6: Sr latch / Flip-Flop

0

0

0

1

0

1

Page 7: Sr latch / Flip-Flop

0

0

0

1

0

1

0

→ 1

→ 1

Page 8: Sr latch / Flip-Flop

Now Since one input of SR latch’s both NAND gates is: 0both the gates will be giving 1 as the output, no matter what other inputs are.(so we can skip checking with Q=1 and say:)Since one is Q and other is Q`; but in here these are ‘1’ (both).And this is so not a valid condition;When one is complement of other; both can’t be the same.

This is why

S R Q+

0 0 X (unused)

Page 9: Sr latch / Flip-Flop

0

1

0

Q`=1

Page 10: Sr latch / Flip-Flop

0

1

0

1 1

0

Page 11: Sr latch / Flip-Flop

0

1

0

1

1

0

→1

→1

1

1

Page 12: Sr latch / Flip-Flop

0

1

0

1

→1

→1

1

1

Page 13: Sr latch / Flip-Flop

0

1

0

1

→1

→1

1

1

1

1

→ 1

0→

Page 14: Sr latch / Flip-Flop

• Now it’s clear that this is stable condition; you repeat it again and again but this will give the same output i.e. Q=1 and Q`=0.

• Clearly this is not unstable state since value of Q and Q` is different.

• So S R Q+

0 0 X (unused)

0 1 1

Page 15: Sr latch / Flip-Flop

1

0

0

1Q` =1

Page 16: Sr latch / Flip-Flop

1

0

0

→ 11

Page 17: Sr latch / Flip-Flop

1

0

0

→ 1

→ 0

1 1

Page 18: Sr latch / Flip-Flop

S R Q+

0 0 X (unused)

0 1 1

1 0 0

Page 19: Sr latch / Flip-Flop

1

1

0

11

0

→ 1

→0

Page 20: Sr latch / Flip-Flop
Page 21: Sr latch / Flip-Flop

1

1

1

00

1

→ 0

→1

Page 22: Sr latch / Flip-Flop

S R Q+

0 0 X (unused)

0 1 1

1 0 0

1 1 Q(if Q = 0; Q` = 0 & if Q = 1; Q` = 1)

Final Table: