SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips...
Transcript of SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips...
![Page 1: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/1.jpg)
SPARCletTM
32-bit RISC+DSP Microcontrollers
![Page 2: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/2.jpg)
Home
SPARCletTM Microcontrollers
Architecture Introduction
• SPARCletTM is designed to help customers meet the enormous potentialof the rapidly evolving 32 bit microprocessor + Digital Signal Processing(DSP) embedded telecommunication market.
• SPARCletTM has been developed with the dual goal of significantlylowering system and development costs while maintaining industry-leading performance standards across a broad range of applications.
• These goals have been met through the integration of DSP and controlfunctions within a single, industry standard SPARC processor core, andvia SPARClet's advanced Concurrent Processing capability.
![Page 3: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/3.jpg)
Home
SPARCletTM Microcontrollers
SPARCletTM Road Map
200
70
50
10
Mips
SPARClet ITSC701
SPARClet IITSC801
TSC701LV
TSC702
TSC711
96Q4 97Q1 97Q2 97Q3 97Q4 98Q1 98Q2
TSC701SW
5V
5V/3.3V0.5um
3.3V/0.35um70MHz+ICE, +8HSSL
5V/3.3V50MHzISDN+PCI+Ethernet+USB
3.3V70MHz+ATM Support
![Page 4: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/4.jpg)
Home
SPARCletTM Microcontrollers
Architecture Principles (1/2)
Efficient Trap Modelon top of the "Precise" Trap Model whichallows the SPARC V8 Compliancy,SPARCletTM implements "Interrupting" and"Differed" Models especially adapted forReal-Time Embedded applications. Itfurthermore includes a dedicated AlternateRegister Window to enhance the Interruptresponse time.
Massive parallel processingall of the execution units work totallyconcurrently unless a data dependancy isobserved. If independant, the results arewritten back in the Register File out of order.
![Page 5: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/5.jpg)
Home
SPARCletTM Microcontrollers
Architecture Principles (2/2)
Advanced Cache Memory managementin order to maximize the performance, the DataCache contains a transaction re-orderingmechanism to extend the parallelism even to theexternal memory. In the other hand, anticipatedrequests on the System Bus limit the penalty in caseof Instruction Cache miss.
Dataflow structurethe System Bus is of the "Split Cycle" type (splitsthe request and the completion, so freeing the busin the meantime for other requests) and so providesan outstanding bus bandwidth.
![Page 6: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/6.jpg)
Home
SPARCletTM Microcontrollers
TSC701 Communication ControllerProduct Introduction
Performance
• 50 MIPS (@50MHz) SPARC V8 Compatible CPU
• High HDLC Processing Power: from 96 full duplex channels (worstcase) up to 336 channels (best case configuration).
• Up to 8 Mbps Transmission Speed on each of the 4 HSSL (High SpeedSerial Line).
• DSP capability: one cycle efficient 32x32-bit multiplier.
The TSC701 is a 32-bit Embedded SPARC Processor especially designed for the Communication Market. Built aroundTEMIC's SPARClet TM architecture, the TSC701 provides a full one-chip system solution with a high performance coreintegrating DSP and High Speed HDLC Controllers and the necessary peripherals for this field of application.
![Page 7: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/7.jpg)
Home
SPARCletTM Microcontrollers
TSC701 Communication ControllerProduct Features
Key Features
• Communications Functions:
- Communication Coprocessor (CCP)
- 4 HSSL: asynchronous, synchronous (Pointto Point and Multipoint) and PCM (T1, E1,T2... lines)
• DSP Capability:
- Fully Parallel On-Chip 32x32-bit Multiplier
• Integrated Instruction Cache (16 KB) andData Cache (8 KB)
• Multiprocessing Capability.
![Page 8: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/8.jpg)
Home
SPARCletTM Microcontrollers
TSC701 Communication ControllerProduct Applications
Typical application Main Benefits
Cellular Phone Base Stations - Integration of the DSP function
- Multiprocessing
ISDN Routers - Meet today's and tommorows's bit rates requirements
WAN Switching systems - Up to 336 HDLC channels
![Page 9: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/9.jpg)
Home
SPARCletTM Microcontrollers
TSC701 Communication ControllerDesign Tools (1/3)
Code Development Tools
CYGNUS, one of the compiler'smarket leaders, provides theSPARCletTM CDK (CYGNUSDevelopment Kit) package whichincludes a GNU based C/C++compiler and the RGDB remotedebugger. The CDK environmentpackage is proposed for Sun OS,Solaris and Windows 3.1 platforms.
In order to provide a comprehensive solution, a full range of software and debug toolshave been developed around the TSC701.
![Page 10: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/10.jpg)
Home
SPARCletTM Microcontrollers
TSC701 Communication ControllerDesign Tools (2/3)
Starter & Application Kits
Those support kits available fromTEMIC include:
• the TSC701 Demonstration Board (PCI,Ethernet) a debug monitor the necessarysoftware libraries for:- the on-chip peripherals andcoprocessors- the basic applicative functions(HDLC,Software DMA,...)
• the SPARCletTM CDK
![Page 11: SPARCletTM on typenumber/S/SPARCLET.pdf · 2008. 6. 30. · SPARCletTM Road Map 200 70 50 10 Mips SPARClet I TSC701 SPARClet II TSC801 TSC701LV TSC702 TSC711 96Q4 97Q1 97Q2 97Q3 97Q4](https://reader033.fdocuments.us/reader033/viewer/2022052006/601ab0f26f3f0105d77b8623/html5/thumbnails/11.jpg)
Home
SPARCletTM Microcontrollers
TSC701 Communication ControllerDesign Tools (3/3)
Real-Time Operating System
• Chorus OS from Chorus Systems
• VxWorks/Tornado from Wind River Systems
Development and Debug Tools
• Architecture Simulator:the SASlet package provided by TEMIC
• Logic analyser: SPARCletTM dedicated tools including hardware probesand on-line disassembling are developed by Tektronics.
• ROM emulator: XLNT ROM emulation equipments.
• JTAG tool: JTAG tool from Gopel
• Real-Time Trace and Performance monitoring: CodeTest from AMC