Xilinx Demo
-
Upload
nitin11singh -
Category
Documents
-
view
239 -
download
0
Transcript of Xilinx Demo
-
7/26/2019 Xilinx Demo
1/42
Digital System Design Using FPGA
Cheat Sheet for FPGA Configuration
BY: NITIN SINGH
-
7/26/2019 Xilinx Demo
2/42
In this Cheat Sheet the use ofXILINX 14.2to Write, Simulate, Synthesize and
Implement a Digital Design using VHDL is
explained. The FPGA configuration usingDigilents Adept is also explained. The
whole process is explained by implementing
a Full Adder on FPGA.
-
7/26/2019 Xilinx Demo
3/42
Creating New Project
(i) Select New Project under File Tab.
-
7/26/2019 Xilinx Demo
4/42
(ii) Specify Project Name, Location and Type.
-
7/26/2019 Xilinx Demo
5/42
(iii) Select the target device and description language.
-
7/26/2019 Xilinx Demo
6/42
(iv) Project summary.
-
7/26/2019 Xilinx Demo
7/42
(v) Created project will appear on left side under Hierarchy section.
-
7/26/2019 Xilinx Demo
8/42
(i) Right Click on Target Devices Name and select New Source.
Creating VHDL Source File
-
7/26/2019 Xilinx Demo
9/42
(ii) Select VHDL Module and specify files name. Also check the Add to Project option.
-
7/26/2019 Xilinx Demo
10/42
(iii) Specify the Ports of the module to create an Entity.
-
7/26/2019 Xilinx Demo
11/42
(iv) Summary of the source file created.
-
7/26/2019 Xilinx Demo
12/42
(v) A VHDL source file, based on the user defined specifications, will be created.
-
7/26/2019 Xilinx Demo
13/42
(vi) The functionality of the defined Module/Entity can be described after begin key word,
using any suitable method. The code in black box defines the functionality of Full Adder.
-
7/26/2019 Xilinx Demo
14/42
(vii) Select Simulation option as indicated by the arrow.
-
7/26/2019 Xilinx Demo
15/42
(viii) Checking Syntax error: Under Isim Simulator select Behavioral Check Syntax.
-
7/26/2019 Xilinx Demo
16/42
(i) Right Click on the VHDL source file and select New Source.
Creating Test Bench File
-
7/26/2019 Xilinx Demo
17/42
(ii) Select VHDL Test Bench as file type and write the file name. Check Add to project option.
-
7/26/2019 Xilinx Demo
18/42
(iii) Select the file name for which test bench is to be created.
-
7/26/2019 Xilinx Demo
19/42
(iv) A summary file based on the specifications given will be generated.
-
7/26/2019 Xilinx Demo
20/42
(v) A Test Bench file consisting of some VHDL code will be generated: This file will appear on
left side with the name UUT (Unit Under Test).
-
7/26/2019 Xilinx Demo
21/42
(vi) The Test Bench file will contain a section Clock process definition, if in the defined module
clock signal is not required then delete this section.
-
7/26/2019 Xilinx Demo
22/42
(vii) The input ports can be assigned desired values using assignment statements. These
statements are to be added after the comment - - insert stimulus here.
-
7/26/2019 Xilinx Demo
23/42
(viii) After creating Test Bench file double click on Simulate Behavioral Model (as indicate by
the arrow)
-
7/26/2019 Xilinx Demo
24/42
(ix) A simulation window will appear with some green lines, to view the signal properly, select
Zoom to full view (as indicated by the arrow).
-
7/26/2019 Xilinx Demo
25/42
(x) On selecting Zoom to full view the input and output waveforms will appear. The input and
output values corresponding to the selected region of the waveform will appear on left side of
the waveform.
-
7/26/2019 Xilinx Demo
26/42
Creating Constraint File PORT MAPPING)
(i) Right click on source file and select New Source.
-
7/26/2019 Xilinx Demo
27/42
(ii) Select the Implement Constraint File as source type and specify the file name.
-
7/26/2019 Xilinx Demo
28/42
(iii) Summary of the created file will appear.
-
7/26/2019 Xilinx Demo
29/42
(iv) A blank Constraint file will be generated.
-
7/26/2019 Xilinx Demo
30/42
(v) Write the desired port mapping in the file, as shown in following figure.
-
7/26/2019 Xilinx Demo
31/42
SPARTAN-6
XC6
SLX45
FP
GA
-
7/26/2019 Xilinx Demo
32/42
(vi) After Creating constraint file double click on Synthesize-XST, Implement Design and
Generating Programming File, One by One. Generating Programming File option generates a
file with .bit extension, which will be used to program the FPGA.
-
7/26/2019 Xilinx Demo
33/42
FPGA Configuration Using ADEPT
(i) Digilents Adept software is used to implement the design on FPGA. Double click on Adept
and following window will appear.
-
7/26/2019 Xilinx Demo
34/42
(ii) Connecting FPGA to a Desktop/Laptop.
-
7/26/2019 Xilinx Demo
35/42
(iii) Now connect the FPGA. Under Connect option, on top right, name of the device will
appear. On selecting the device following window will appear.
-
7/26/2019 Xilinx Demo
36/42
(iv) Click on Browse and select .bit file which is to be implemented on FPGA.
-
7/26/2019 Xilinx Demo
37/42
(v) Click on Program option and wait until the programming process is over.
-
7/26/2019 Xilinx Demo
38/42
(vi) After completion following window appears.
-
7/26/2019 Xilinx Demo
39/42
a=0b=0c=0
SUMCARRY
Testing Full Adder On FPGA
-
7/26/2019 Xilinx Demo
40/42
a=1b=0c=0
SUMCARRY
-
7/26/2019 Xilinx Demo
41/42
a=1b=1c=0
SUMCARRY
-
7/26/2019 Xilinx Demo
42/42
a=1b=1c=1
SUMCARRY