VLSI subsystem design processes
-
Upload
vishal-kakade -
Category
Design
-
view
585 -
download
11
description
Transcript of VLSI subsystem design processes
![Page 1: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/1.jpg)
![Page 2: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/2.jpg)
Lower unit cost Higher reliability Lower power dissipation, lower weight
and lower volume Better performance Enhanced repeatability Possibility of reduced
design/development periods
![Page 3: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/3.jpg)
Conventional circuit symbols Logic symbols Stick diagram Any mixture of logic symbols and stick
diagram that is convenient at a stage Mask layouts Architectural block diagrams and floor
plans
![Page 4: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/4.jpg)
Fig. Basic digital processor structure
![Page 5: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/5.jpg)
![Page 6: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/6.jpg)
![Page 7: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/7.jpg)
Sequence:
1.1st operand from registers to ALU. Operand is stored there.
2. 2nd operand from register to ALU and added.
3. Result is passed through shifter and stored in the register
![Page 8: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/8.jpg)
Sequence:
1. Two operands (A & B) are sent from register(s) to ALU & are operated upon,result S in ALU.2. Result is passed through the shifter & stored in registers.
![Page 9: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/9.jpg)
Sequence:Two operands (A & B) are sent from registers, operated upon, and shifted result (S) returned to another register, all in same clock period.
![Page 10: VLSI subsystem design processes](https://reader034.fdocuments.us/reader034/viewer/2022050620/54c27ede4a79594a568b45e7/html5/thumbnails/10.jpg)