L

IfwS

1S

Sf

S-

Laboration 2

In this exercfunctionalitywell contactSchematic, a

1. VirtuosStart the lay

Start up the Vfrom the Lib

Start the layo-> Layout XL

2

cise you pray of the layos are practic

and Parasitic

soLayoutyout editor

Virtuoso. Chrary Manage

out generatioL. The first t

Digita

Layou

actice layout out editor is ced. You al-Extraction u

tEditor

hoose the scher window (F

on tool fromtime you star

al Circuit De

ut and P

based on thexplained.

lso learn to using XRC.

hematic viewFig. 1).

Figure 1. O

m schematic wrt the tool yo

Figure 2.

sign for Nan

1

hysical V

he Inverter tSchematic dexecute the

w of the inve

Open the inve

window by sou are asked

Creating new

noscale CMO

Verificati

that you credriven layoue Design-Ru

erter that cre

erter schema

selecting thed to create a n

w layout view

OS

ion

eated in the ut, metal intule-Checking

eated in the p

atic

e menu Toolnew layout v

w

previous Laterconnects,g (DRC), La

previous exe

l -> Design view (Fig. 2)

HT2011

ab. Basic vias and

ayout-vs-

ercise

synthesis ).

L

Tus

StA N A N

Laboration 2

Then, the layused to selecselect ME1,

Some useful the layout wiAV: All view

Make all Use redra

NV: None vi Make all Select oth Middle-c Use redra

AS: all selec allows yo Pin layer

NS: none sel Turns off Right-cli

2

yout windowct which layedrw.

features of tindow can bwable

layers visibaw or CTRLiewable layers excep

her layers inclicking a layaw or CTRLtable ou to select ars and instanlectable f selection oicking a laye

Digita

w is opened er to display

the LSW aree viewed or

ble -r for this to

pt the one cun LSW to mayer in the LS

L-r for this to

any layer ce (subcells)

f layers (darer in the LSW

al Circuit De

and the Layy and edit. Fo

Figure 3

e the AV NVselected.

o take affect

urrently seleake them visSW toggles vo take affect

) selection c

rkens layer inW toggles sel

sign for Nan

2

yer Select Wor example,

3. Layer Sele

V AS NS but

cted in the Lible as well

view on and

ontrolled by

n LSW windlect on and o

noscale CMO

Window (LSWto create wi

ect Window

ttons. These

LSW invisib

off

y Inst and Pin

dow) off

OS

W) appears (ires in the M

buttons spec

le

n at top of w

(Fig. 3). TheMetal 1 drawi

cify which l

window

HT2011

e LSW is ing layer,

ayers in

L

G

Wiaiw

Mp

Laboration 2

Generate La

When the lanstantiating

all of the schnstantiate ea

window usin

Make sure thpress Apply.

2

ayout

ayout editor the layout v

hematic comach componeng Create ->

hat IO pins Press OK to

Digita

is opened tview of the cmponents in ent separatel Pick from S

F

are symbolico generate th

al Circuit De

the first timecells from ththe layout w

ly by selectiSchematic. T

Figure 4. Lay

c type and phe layout (Fig

sign for Nan

3

e the layouthe design kitwindow seleing it in the

This brings o

yout Generat

placed on thg. 5).

noscale CMO

t is empty. t, and wiringect Design -schematic w

out the layou

tion Form

he text layer

OS

The layout g them up. I-> Gen from

window and ut Generation

M1_T as sh

is basically In order to inm Source orplace it in th

n Form (Fig.

hown in figu

HT2011

done by nstantiate r you can he layout . 4).

ure 4 and

L

BDti

Laboration 2

By default oDisplay or pthis form chat possible to

2

only the outlress e. Set thange the X/Yo move the co

Digita

line of the che display s

Y Snap Spaciomponents f

al Circuit De

Figure 5.

omponents astop level to ing to 0.005.freely (Fig. 6

Figure 6

sign for Nan

4

Generated l

are displaye32 to view

. Also chang6).

6. Display opt

noscale CMO

ayout

ed. To view all layers of

ge the Snap M

tions

OS

all layers, sf the componModes to an

select the Opnents. In ad

nyAngle whic

HT2011

ptions -> dition, in ch makes

L

Sa

NCm

Sl

Laboration 2

Select Optioautomatically

Now, in the Click on evemake the bou

Save your deloss of data,

2

ons -> DRDy when viola

layout editoery componeundary non-s

Figure

esign by usinsave your w

Digita

D Edit and ating the des

or, you can snt and pressselectable, d

e 8. Lines ind

ng the Desigwork regularl

al Circuit De

choose Nosign rules (F

Figure 7. S

see 4 pins an m to move

do right-click

dicate connec

gn → save coy throughou

sign for Nan

5

otify for the ig. 7).

et the DRD

nd 2 transistit. Place all

k on its layer

ction of pins

ommand fromut the course

noscale CMO

e Interactive

options

tors. Boundcomponentsr prBoundary

when movin

m the menu of this labor

OS

e Mode so

ary layer is s within the bry in LSW.

ng componen

bar. To prevratory exerc

that tool al

also visible boundary. In

nts.

vent any uneise.

HT2011

lerts you

(Fig. 8). n order to

expected

L

C

WpYt

Tpwtcll

B

T

Laboration 2

Create inter

When the copoly. ChoosYou can alsothe compone

To connect tpath. In ordewant to creatthe via is fixcontact it is nlocate one oflayout aroun

Body and Su

The drawing

2

rconnect

mponents arse the appropo choose Creents can be m

the poly gater to interconte a VIA bet

xed, but you necessary tof the port recd the inverte

ubstrate Co

g in the Fig. 1

Digita

re placed in tpriate layer ieate-> Rectameasured usi

tes of two trnnect betwetween the gacan adjust t

o use an arractangles on ier input and

Figure 9. D

onnections

10 shows a s

inport

PMOS

NMOS

al Circuit De

the right plan LSW and

angle to creaing Window

ransistors, cheen layers yoate poly and Mthe number oy of contactit to be labeloutput. Note

Details of gat

sideview of a

sign for Nan

6

ace, you can select Creat

ate a rectangl-> Cerate R

hoose P01 fou need to cMetal1, use of rows and ts. Connect tled as the oue the port rec

te contact an

a PMOS and

noscale CMO

create intercte -> path orle instead of

Ruler.

from LSW, create a VIAthe Create -columns. In

the drains ofutport later. Fctangles in th

nd In and Ou

d NMOS put

outpo

OS

connect usinr press p to cf a path. The

and connecA or contact.-> contact on order to crf the transistFig. 9 showshe Metal 1 l

ut ports

t together.

ort

ng metal wirecreate connee distance be

ct them by c. For instanc

or press o. Threate a low rtors with Mes details of aayer.

HT2011

es and ctions. tween

creating a ce, if you he size of resistance etal 1 and a possible

L

Tp

Itt

Laboration 2

The PMOS purpose, you

If the NWELthe NWELLthe PMOS to

2

transistors au should crea

LL contact c by drawing

o the VCC.

Figu

Digita

are placed inate a contact

Figu

cannot be plg for exampl

re 12. Conne

VCC P

PMO

al Circuit De

Figure 10. S

n a separate between ME

ure 11. Conn

laced directlle an NWEL

ect Source an

Pin

OS

sign for Nan

7

Sideview of a

NWELL wE1 and NWE

nect NWELL

y between tL rectangle (

nd N-WELL

noscale CMO

a CMOS

which has toELL (Fig. 1

L to the VCC

the transistor(Fig. 12). In

of the PMO

OS

be connect1).

rs it may becontinue, c

S to the VCC

ted to VCC.

e necessary tonnect the S

C

HT2011

For this

to extend Source of

L

S1r

A

T(p

Laboration 2

Similarly, yo13). What irespectively?

Add labels f

The final step(LVS) tool tport is locate

2

ou should cois the reaso?..................

for pins

p in layout ito recognizeed using the

Digita

onnect the suon that NW...................

Figure 13. C

Figure 1

is creating la the pins in menu Creat

GND Pin

N

al Circuit De

ubstrate to thWell and Psu

...................

Create a VIA

14. Connecti

abels for pinthe layout.

e->Label. T

NMOS

sign for Nan

8

he GND pin ubstrate sho....................

to connect t

ng substrate

s. This is doLabels are

This brings up

noscale CMO

n by creatingould be con...................

the substrate

e to the GND

one in order fcreated as tp the Create

OS

g a ME1 to Pnnected to t...................

to GND

pin

for the Layoext in the m

e label form (

PWELL conthe VDD an....................

out Versus Smetal layer w(Fig. 15).

HT2011

tact (Fig. nd GND ..............

chematic where the

L

T

S

Laboration 2

The final inv

Save the fina

2

verter layout

al layout usin

Digita

F

may look lik

ng Design->

al Circuit De

Figure 15. C

ke Fig. 16.

>Save.

Figure 16

sign for Nan

9

reating label

6. The final la

noscale CMO

l for pins

ayout

OS

HT2011

L

2Ww

R

Ic“

BctDts

Laboration 2

2. DesignWhen the laywill use Assu

m

Remember to

In the layoutcorrect switc“umc90nm_D

By default thcorner checkthe completeDRC checksthe beginningswitches to u

2

nCheckRuyout is finishura to check

mkdir LSI/LA

o erase the f

t window, sches and prDRC” as the

he UMC desk, die seal rie circuit. Ons for coveragg. In the DR

use (Fig. 18)

Digita

ules(DRChed it needsthe design.

AB0/DRCs

files in the te

elect Assurarocess optioe Technology

F

sign kit is cong etc. are o

n top-level itge by defaul

RC configura.

al Circuit De

C)s to be checkIn the folder

emporary fol

a -> Run DRons. Fill in y and “Optio

Figure 17. DR

onfigured toonly meanint is also neclt. It is thereation window

sign for Nan

10

ked for errorr which you

lder after fin

RC from thethe DRC R

on13” for Ru

RC configura

checks for ngful when pcessary to haefore convenw, click the S

noscale CMO

rs accordingrun Cadenc

nishing the D

e menu. In tRun form toule Set.

ation form

all possible performing tave sufficiennient to filteSet Switches

OS

g to the proce make a fol

DRC.

the run formo be exactly

errors. Manthe final topnt metal ander out some s button to c

cess design rlder for DRC

m you need ty as Fig. 17

ny errors, sup-level verifid poly coverof these waonfigure wh

HT2011

rules. We C runs.

to set the 7. Select

uch as the ication of rage. The arnings in hich DRC

L

Nicw(t

Laboration 2

Now, press Os running. B

can review awindow. Al(press k) to mthe DRC unt

2

OK to start rBy clicking tall of the erll spacing ermodify the ltil all errors a

Digita

running the Dthe Watch lorrors in Errorrors (betwelayout. Ruleare captured

al Circuit De

Figure 18. S

DRC. A Proog file (Fig. or Layer Wieen wires orers can be cld.

Figure 1

sign for Nan

11

Set switches f

ogress windo19) button yndow (ELWr other mateleared using

19. Watch log

noscale CMO

for DRC

ow pops up ayou can watcW) and highlerials) have

shift + k. A

g file

OS

and is visiblech the progrelight each oto be fixed.

After modify

e as long as ess of the D

of them in th You can u

ying the layo

HT2011

the DRC DRC. You he layout

use rulers out, rerun

L

3Wac

RLt

Icfw

Rafc

Laboration 2

3‐LayoutWhen the layare correctlycorrect value

Remember thLVS problemthat.

Invoke the Acorrect procefinish, watchwindow open

Run LVS anand you canfinishes whecan usually b

2

VersusSyout is DRC

y connected,es.

hat due to thms, a simple

Assura LVS ess options ih the progrens.

d if it asks tn examine then the schembe ignored (F

Digita

chematicC clean, run , no vias are

he bug in thmethod is to

run form (Fin a similar wss in the out

o overwrite he results an

matic and layFig. 21).

al Circuit De

c(LVS)the Layout

e missing, a

he tool/PDK,o place label

Fig. 20) usinway as the Dtput log if n

Figure 20. A

layout and snd discrepanyout match.

sign for Nan

12

Versus Schall ports are

, the pins arls with the n

ng the AssurDRC and runnecessary. W

Assura LVS r

source files, ncies betweeIn the wind

noscale CMO

hematic (LVin place an

re not alwayname of the p

ra->Run LVn the LVS. T

When the LV

run form

accept. Theen the netlisdow a numb

OS

S) check, tond that all c

s recognizedports over th

VS menu. CoThe LVS ca

VS is finishe

e LVS debugst and layouber of warnin

o check that components

d correctly. he metal con

onfigure the an take a loned the LVS

g window wiut. The LVSngs are liste

HT2011

all wires have the

To avoid nnected to

LVS for ng time to complete

ill appear S process ed. These

L

WTM

Laboration 2

When the LVTool button. Modify the l

2

VS is finish yThis brings ayout or sch

Digita

F

you can openup the corre

hematic and r

al Circuit De

Figure 21. LV

n the LVS dect LVS deburerun the LV

Figure 22

Figure 23. L

sign for Nan

13

VS complete

debug form (ug tool, for e

VS until all e

. LVS debug

LVS complet

noscale CMO

e window

Fig. 22). Selexample theerrors are cap

g form

te match

OS

lect an errore Parameter ptured (Fig.

r and click thMissmatch t23).

HT2011

he Open tool.

L

4Ibb

Ct

Laboration 2

4‐HierarcIn this sectiobuffer. Creatbuffer consis

Create a layothe pins acco

2

chicalDeson, we will ute a new schesting of two

out view for ording to the

Digita

signuse the invertematic cell vcascaded inv

Figure 24.

this circuit. ir names in t

Figur

al Circuit De

ter cell contaview “digitalverters (Fig.

Digital buffe

The final laythe schemati

re 25. Final l

sign for Nan

14

aining schemlBuffer”. Us 24).

er using two

yout should ic view.

ayout of the

noscale CMO

matic and these the inverte

cascaded inv

look similar

digital buffe

OS

e layout to coer symbol to

verters

r to Fig. 25.

er

onstruct a dio create a dig

Remember t

HT2011

igital gital

to label

L

Rt…

5Oewa

Nv

Laboration 2

Rerun the DRthe outline o……............

5‐ParasitOpen the Aseditor (Fig. which meansas the referen

Now, a new visible over t

2

RC and LVSf the final bu...................

ticExtractssura parasiti26). In the s the parasitince node. Th

view av_extthe layout (F

Digita

S to verify thuffer. What i...................

tionic extractionextraction tic resistancehen press Ap

Fi

tracted is genFig. 27).

al Circuit De

hat the compis the final a....................

n run form (Fab of RCX

e (R) and cappply and OK

igure 26. Par

nerated in th

sign for Nan

15

plete circuit carea of your d....................

Fig. 11) usinrun form (F

pacitance (CK to run the p

rasitic extrac

he Library M

noscale CMO

contains no edesign?...........................

ng the menu Fig. 26), spe

C) are extractparasitic extr

ction form

Manager.Ope

OS

errors. Use t.......................................

Assura->Ruecify RC asted. You shoaction.

en it, parasit

the rulers to .......................................

un RCX in ths the extractould also spe

ic elements

HT2011

measure ............. ...............

he layout tion type, ecify VSS

are

L

6Bv

S

Laboration 2

6‐SimulaBy creating aview can be

Set the chara

2

tingusinga symbol forsimulated an

acteristics of

Digita

Figure 2

gtheextrr the digital bnd compared

F

f the pulse ge

al Circuit De

27. Parasitic

ractedviebuffer and md to the stand

Figure 28. Dig

enerator as th

sign for Nan

16

elements of t

ewmake a test bdard schema

gital buffer t

he below.

noscale CMO

the digital bu

ench, the finatic.

test bench

OS

uffer

nal circuit us

sing the extra

HT2011

acted

L

t

Is

Mov

Dml

P

t

a

P

t

a

Tbo

Cc

Laboration 2

tr= tf = 10p, P

In the Analosimulation to

Measure andoutput is defvalue………

Determine thmeasuremenlevel of the H

Pulse propag

tpLH,B =……

and the mean

Pulse propag

tpLH,C =……

and the mean

Then, modifybefore schemoutputs.

Calculate thecase of schem

2

Pulse width=

og Design Eo see the outp

d record the fined as the t

………………

he pulse pront at the 50%High-to-Low

gation delay

……………

n time delay

gation delay

……………

n time delay

fy the switch matic (Fig. 2

Fig

e mean timematic and ex

Digita

90p, Period=

Environmentput (B and C

output (C) rtime taken f

………………

opagation de% level of thew change of t

time for B:

………………

value td,B=

time for C:

………………

value td,C=

list in the Se9). Change t

gure 29. Swit

e delay valuxtracted simu

al Circuit De

= 190p

, set the stoC) and input

rise time andfor the outpu………………

elay for oute Low-to-Higthe input sig

…….. tpH

=( tpLH,B + tpH

…….. tpH

=( tpLH,B + tpH

etup -> Envithe plotting m

tch list setup

ue for B andulation?

sign for Nan

17

op time for t(A) voltage

d fall time uut to rise from……………

tput signal Bgh change of

gnal.

HL,B=………

HL,B) / 2 =……

HL,C=………

HL,C) / 2 =……

ironment to mode to App

to simulate p

d C again. W

noscale CMO

the transients.

using the crom 10% of th……………

B and C wif the input si

……………

……………

……………

……………

use extractepend and run

parasitic ext

What is the d

OS

t calculation

osshair markhe final valu

………………

ith referenceignal (A) res

………………

……………

………………

……………

ed view by inn the simulat

racted view

difference b

n to be 1ns.

kers. Rise timue to 90% of………………

e start of despectively at

……………

…………..

……………

…………..

nserting av_etion and com

etween dela

HT2011

Run the

me of the f the final ………

elay time t the 50%

extracted mpare the

ays in the

Laboration 2 Digital Circuit Design for Nanoscale CMOS HT2011

18

Pulse propagation delay time for B using av_extracted view:

tpLH,B =………………………………….. tpHL,B=……………………………………………

and the mean time delay value td,B=( tpLH,B + tpHL,B) / 2 =……………………………………..

Pulse propagation delay time for C using av_extracted view:

tpLH,C =………………………………….. tpHL,C=……………………………………………

and the mean time delay value td,C=( tpLH,B + tpHL,C) / 2 =……………………………………..

7‐PowerCalculationAdd a capacitive load of 1fF to the output C. Plot the current of the capacitance. Measure the peak current values when the output changes the value.

The NMOS transistor peak current value IdNMOS………………………………………………….

The PMOS transistor peak current value IdPMOS…………………………………………………..

Calculate the value of the electric charge Q which passes from the power source VDD to the lowest potential VSS during one period of the input signal.

Q=…………………………………………………………………………………………………...

How much power does the inverter consume in the stationary state?

Ps=……………………………………………………………………………………………………

Calculate the switching power of the inverter? (Pd= cfv2)…………………………………………….

………………………………………………………………………………………………………..

How much is the total power consumption of the inverter? (P=Ps+Pd)……………………………….

………………………………………………………………………………………………………….