TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.
-
Upload
randolf-campbell -
Category
Documents
-
view
214 -
download
2
Transcript of TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.
![Page 1: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/1.jpg)
TAP Controller for Cell-Based Design
Myrna Bussiere, Project Leader
Meagan Morrell
![Page 2: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/2.jpg)
Purpose
To develop and implement a Test Access Port (TAP) Controller for use in the IEEE 1149.4 Boundary Scan tiny chip testing device
To understand Boundary Scan and to implement test sequences when chip has been fabricated
![Page 3: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/3.jpg)
Topics of Discussion
TAP Controller overview Initial design for digital logic Layout of digital logic using Design
Architect in Mentor Graphics Simulation results from QuickSim
in comparison to expected results Layout of transistor level in IC
Station
![Page 4: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/4.jpg)
TAP Controller Overview
16-State simple finite state machine
Three inputs Nine outputs
TAPController
TCK
TMS
TRST
ClockIR
UpdateIR
ShiftIR
Reset
Select
Enable
ShiftDR
UpdateDR
ClockDR
![Page 5: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/5.jpg)
Initial Design Process
Assigned 4-bit binary codes to each state of the TAP Controller
Produced a state table Karnaugh maps were then derived Simplified Boolean expressions
were found Digital logic design was formed
![Page 6: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/6.jpg)
State Table DiagramTest_Logic Reset
(0000)
Run_Test/Idle(0001)
Select DR_Scan(0010)
Select IR_Scan(1001)
Capture_DR(0011)
Shift_DR(0100)
Exit1_DR(0101)
Pause_DR(0110)
Exit2_DR(0111)
Update_DR(1000)
Capture_IR(1010)
Shift_IR(1011)
Exit1_IR(1100)
Pause_IR(1101)
Exit2_IR(1110)
Update_IR(1111)
0
1
0
1 1 1
0 0
1 1
0 0
00
1 1
1 1
0 0
0 0
1 1
0 0
1 1
1 10 0
![Page 7: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/7.jpg)
Digital Logic Design
![Page 8: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/8.jpg)
Transistor Level of Gates
![Page 9: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/9.jpg)
Transistor Level of D Flip-Flop
![Page 10: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/10.jpg)
Simulation Results
Clock Frequency: 200ns Low Power Consumption
Contains about 450 transistors Total chip allows for 70,000
transistors
![Page 11: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/11.jpg)
Simulation Results
![Page 12: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/12.jpg)
Layout Design Process
Attempted to route manually to save space Too time consuming, and many
errors occurred Used AutoRoute
Optimized space Fast and no errors
![Page 13: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/13.jpg)
IC Station Layout
![Page 14: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/14.jpg)
Layered Layout
![Page 15: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/15.jpg)
Detailed Layer Level
![Page 16: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/16.jpg)
TAP Area Compared to Total Chip Area
![Page 17: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/17.jpg)
Full Projected Layout of Tiny Chip
![Page 18: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/18.jpg)
Summary
The TAP Controller for cell-based design has been successfully designed and laid out using the mentor graphics program
We have also tested it using two methods It has passed both tests successfully
and with no errors
![Page 19: TAP Controller for Cell-Based Design Myrna Bussiere, Project Leader Meagan Morrell.](https://reader035.fdocuments.us/reader035/viewer/2022070411/56649f385503460f94c548d8/html5/thumbnails/19.jpg)
Next Steps
Mach TA Simulation Add one more ABM to full layout Route all sub-components together
in full layout Submission to MOSIS for
fabrication