SATISH KASHYAP_ a First Course on VLSI Design and CAD Video Lectures by IIT Professors
-
Upload
pronadeep-bora -
Category
Documents
-
view
22 -
download
2
description
Transcript of SATISH KASHYAP_ a First Course on VLSI Design and CAD Video Lectures by IIT Professors
HOME Video Lectures Lecture PPTs GATE - ECE IES (E&T) ISRO Topicwise GATE Questions Yearwise GATE Questions
JNTU - ECA Open Quiz (B.E/B.Tech) EDC (JNTU)
|Gmail for Work
Look more professional withcustom Gmail from Google Start free trial
Search
Download Android App for FREE
A First Course on VLSI Design and CAD video lectures byIIT Professors
Video Lecture Series from IIT Professors :
A First Course on VLSI Design and CAD Toolsby Lecturers & Professors (IIT KGP)
These Videos are taught by Many Professors and Lecturers from IITKharagpur.....Essential for every VLSI and Embedded Systems P.G. student.
Be the first of your friends tolike this
Satish Kas…1.4k likes
Like Page
‐40%
‐49%
Jan 03JohannesburgwayNow
Nov 18Johannesburg
DownloadAndroid App forFREE
Lecture - 1- introduction
Lecture - 2 introduction - overview
Lecture - 3 MOSFET fundamentals and device modeling
Lecture - 4 active device modeling - HFET
Lecture - 5 introduction to digital cad
Lecture - 6 single stage amplifier
Lecture - 7 current mirror
Lecture - 8 communication circuits
Lecture - 10-current and voltage reference
Lecture - 11-ADIC
Lecture - 12 digital vlsi design using verilog
Lecture - 13 digital vlsi design using verilog
Lecture - 14 logic synthesis using verilog
Lecture - 15 logic synthesis - tools perspective
Lecture - 17 op amp
Lecture - 18 op amp
Lecture - 19 low power vlsi design
Lecture - 20 simulation based verification
Lecture - 21 assertions as applied to design verification
Lecture - 22 switch capacitor amplifier
Lecture - 24 high level synthesis
Lecture - 26 bipolar design in vlsi
Lecture - 27 input output buffer latchup, electro static discharge
Lecture - 28 physical design automation
Lecture - 29 physical design automation
Lecture - 30 introduction to analog cad
Lecture - 31 introduction to analog behavioral modeling and verilog-A
Lecture - 32 introduction to op amp macro modeling
Lecture - 33 static timing analysis
Lecture - 34 static timing analysis
Lecture - 35a. RF and microwave passives
Lecture - 35b RF and microwave passives
Lecture - 36 signal integrity
Lecture - 37 algorithms for timing analysis
Lecture - 38 introduction to formal verification
Lecture - 39 introduction to FPGA
Lecture - 41 low drop out voltage regulators
Lecture - 42 testing and DFT
Lecture - 45 design of buck converter
Lecture - 46 basic rf integrated circuit building blocks
‐35% ‐35%
ISRO : Unofficialgoogle.com/+SatishkashyapISRO
ISRO, ISRO Previous papers, ISRO Answer keys, ISROSolutions, ISRO Video lectures
+ 682
Follow +1
ISRO : Unofficial
Download Android App for FREE
Video Solutions for Previous GATE Papers
from 1990 to 2013 GATE Solutions
Google+ Badge
1,892,103
Total Pageviews
DownloadAndroid App forfree
Newer Post Older PostHome
Subscribe to: Post Comments (Atom)
Posted by Satish Kashyap
Labels: iit videos
Recommend this on Google
Sign out
Notify me
Enter your comment...
Comment as: Unknown (Google)
Publish Preview
2 comments:
umar July 11, 2012 at 2:44 AM
For lecture 29, there is no audio. So can you please put an audio and again upload it.
Reply
Skype August 8, 2012 at 6:32 AM
For lecture 29, there is no audio. So can you please put an audio and again upload it.
Reply
Satish Kashyapgoogle.com/+SatishKashyapB
868 followers
Follow