S5双核 2 core a08-21663_sch_main_p1_0620_b1+b

7/23/2019 S5 2 core a08-21663_sch_main_p1_0620_b1+b

http://slidepdf.com/reader/full/s5-2-core-a08-21663schmainp10620b1b 1/12

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

01: Cover Page02: PMU - BCM5905403: BB POWER SUPPLIES04: MEMORY - LPDDR2- eMMC05: BB GPIOS06: AUDIO07 - SIM, SD,USB,SENSOR,FPC

08 - LCD, TOUCH PANEL,CAMERA09: RFIC - BCM209310 - RF - 2/3G PA,FEM, ANT11: WLAN/BT/FM - BCM433012: GPS - BCM4752

Hawa iiGa rne t-LC Referenc e Design:BCM9FGA_HAWAII_LC EDN000

Assembly number 100-125226-0000

REV

01

DATE ECO DESCRIPTIONEDN

000 01/31/2013 MWG-15363 BUY BOM RELEASE

BASEBAND BCM21664 I21664A0IFDB1HPMU BCM59054 I59054A1IUB0G

RFIC BCM2093 I2093A2IFBHWLANBT BCM4330 I4330HXC0EKUBGT(W1000-20922)GPS BCM4752 I4752B2IUB2GT(W1000-23942)

02/06/2013000 021. Change C329 to 0.22uF(530731-00) Change C335 to 4700pF(545264-00) Change C336 to 4700pF(545264-00) Change C337 to 0.01uF(501089-00) Change C339 to 0.47uF(531964-00)2. Change U401 to 4GB/4Gb(eMMC/LPDDR2) (550795-00)

000 03 02/21/2013 1. change FEM control logic table in page10

2. Update U3010 Value and Vendor PN

1. Delete R213, R212 and R203. Connect BCL pin to ground directly.2. Delete Net PMU_BATRMB3. Delete Net PMU_ADCSYNC_N. Connect BCM59054 PIN C10 (ADCSYNC_L) to ground.4. Change J 601 to new part AJ011-20352A02.5. Change J 701 to new part WKUBI011-011.6. C219 change to 533933-00 (4.7uF0805 25V).7. Update the BRCM internal PN in cover page.8. Delete TIE202.9. Delete R802, R806, R807.

03/08/2013010 01

010 02 03/11/2013 1. Delete TP2082. Change L204 to PSE25201B-2R2MS

010 03 03/12/2013 1. Delete TP501, TP706, TP707

010 04 03/15/2013 1.Update CSR bypass Caps value: C329 0.33uF. C334 4700pF. C336 0.01uF. C337 0.068uF.C338 3300pF. C339 0.022uF

04/04/20131. Add FB8012. Change R801 to FB8023. Add FB703, FB704, FB705, C7174. Delete R7035. Add C1021

1. volume key fpc

2. FLASH fpc change3. usb connector change4. bat connector change

P0-P1 06/19/2013

Title

Size Document Number Rev

Date: Sheet of

824-125226-0000

Rev02

Hawaii G5 A18: Cover page

Custom

1 12Thursday, June 20, 2013

Title


Date: Sheet of

824-125226-0000

Rev02


Custom


Title


Date: Sheet of

824-125226-0000

Rev02


Custom


ZH1PCB

200-125226-0000

ZH3Sub-BOM Assembly Instruction

811-125226-0000

ZH2SCHEMATIC DRAWING

824-125226-0000



5 4 3 2 1


http://slidepdf.com/reader/full/s5-2-core-a08-21663schmainp10620b1b 7/125 4 3 2 1

D D

C C

B B

A A

ALS & PS Sensor G-Sensor

Read Address =11H

Write Address = 10H

Volume Up Down

FACTORY TEST POI NTS

S1 Vol + : ROW_OP0 and COL_ I P1S2 Vol - : ROW_OP0 and COL_ I P0KP_COL_I P2 i s not used

Power On Key

ALS & Proxi mi t y Sensor Connector TAOS TMD 27713

ADDRESS 0x39I 2C Vbus = 1.8V i nterf ace

FPC

redefi ned the key pad, al so i ncl ude the audi o adj ust keys

音量键修改- -20130619

R_PMU_USB_DPR_PMU_USB_DM

ALS_PROX_INT_N

5

VMBAT2,6,7,8,10,11,12

DISP_3V32,8

BSC3_SCL5,7BSC3_SDA5,7 IOSR1_1V8

2,3,4,6,7,8,9,11,12

IOSR1_1V82,3,4,6,7,8,9,11,12

uSD_CLK5uSD_CMD5

uSD_DAT05

uSD_DAT35uSD_DAT25uSD_DAT15

SIM1LDO_VDD2,3

SIM1_RST5

SIM1_CLK5

SIM1_DAT5

SIM2_CLK5

SIM2_DAT5

SIM2LDO_VDD2,3

SIM2_RST5

SD_3V02

VBUS 2

PMU_USB_ID 2

PONKEYb2

KP_ROW_OP05

KP_COL_IP05KP_COL_IP15

AUXON_L 2

VMBAT 2,6,7,8,10,11,12

UART1_RXD_1V8 5

UART1_TXD_1V8 5

BSC3_SCL 5,7

BSC3_SDA 5,7

KP_ROW_OP12

KP_COL_IP25

KP_COL_IP12,7

KP_COL_IP02,3,7

MICP_FPC19

MICN_FPC19

VMBAT02

KEY_BL_EN16

Title


Date: Sheet of

824-125226-0000 Rev02

Hawaii G5 A18: SIM, SD,USB,SENSOR,FPC

C


Title


Date: Sheet of

824-125226-0000 Rev02


C


Title


Date: Sheet of

824-125226-0000 Rev02


C


C705

1uF

VRB715

18V,15pF

C7191uF25V

VRB723

18V,15pF

C7180.1uF

25V

TP708

VRB705

18V,3pF

C7032.2uF

C70133pF

TP702

SIM2201

CAF98-16303-S103

VCCAU1

RSTAU2

CLKAU3

GNDA U5

VPPAU6 IOAU7

VCCBD1

RSTBD2

CLKBD3

GNDB D5

VPPBD6 IOBD7 GND4

4GND3 3GND2 2GND1 1

NCU_2U8

NCU_1U4

NCD_2D8NCD_1

D4

C710

33pF (DNI)

VRB721

18V,3pF

C7120.1uF(DNI)

C704

33pF

VRB702

18V,3pF

J702

BL125-25RL-TAGF

11

22

33

44

55

66

77

88

99

1010

1111

1212

1313

1414

1515

1616

1717

1818

1919

2020

2121

2222

2323

2424

2525

2626

27

27

C711

1uF

TP709

TP701

VRB710

18V,15pF

TP703

VRB720

18V,3pF

VRB725

18V,15pF(DNI)

U2502

TMD27713T(NC)

SCL 2

INT 7

SDA 8

GND 3

VDD1

LEDK5

LDR6

LEDA4

CN2201

CAF11-08303-S107

DAT21 DAT32

CMD3

VCC4

CLK5

GND6

DAT07 DAT18

GND1 9

GND2 10

GND3 11

GND4 12

VRB712

18V,15pF

C707

2.2uF

TP710

R7022.2K

VRB719

18V,15pF

C720

2.2uF

VRB713

18V,15pF

TP704

VRB701

18V,3pF

VRB704

18V,3pF

VRB718

18V,15pF

U701

BMA250

SCX12

SDX2 VDD

7

GNDIO

8

GND9

VDDIO 3

SDO 1

INT1 5

INT2 6

NC 4

PS11

CS_L10

C702

1uFVRB709

18V,15pF

Q701

4.7K

47K

B

E

C

C721

0.1uF

TP711

J302

05-0521132-B

1 1

2 2

3 3

5 5GND2

7 GND38 GND49

4 4

GND16

VRB708

18V,15pF

TP705

VRB726

18V,15pF

VRB717

18V,15pF

VRB714

18V,15pF

U S B O T G

U301IBCM21664IFDBGBGA458_0.5mm

USBDMU8

USBDPU7

USBMONPLL W6

USBMONCDR T9

VRB722

18V,15pF

S703

12

VRB727

18V,15pF

VRB706

18V,3pF

R7012.2K

VRB711

18V,15pF

VRB730

18V,15pF

C708

4.7uF

VRB729

18V,15pF

TP712

VRB707

18V,15pF

VRB703

18V,3pF S702

4PIN_KEY

11

22

33

44

VRB728

18V,15pF

FB701

220@100MHz

C706

0.1uF(DNI)



5 4 3 2 1


http://slidepdf.com/reader/full/s5-2-core-a08-21663schmainp10620b1b 12/125 4 3 2 1

D D

C C

B B

A A

ALL PASSIVE COMPONENTS ARE 0402 SIZE UNLESS OTHERWISE NOTED

I4752B2IUB2GT, silicon is B2

Remove any GND planes (L2 - Lwhatever) below OSC. placeOSC further from chip to reducethermal noise couplings

EN pin is HIGH by default;BRCM P/N 541670-00

1.8V VDDIO digital CLK

Do not tie LNA_VSS and IF_VSSdirectly to VSSC balls, connect themdirectly to system GND plane

Place post-SAW close to GPS RX

UART SUPPORT ONLY

Place cap near pin D1

VDD_3P3_IN: 1.65V - 3.63V

VDD_AUX_IN: 2V - 5.5V

VDDCORE_A

VDDAUX_A

REFCAPA

VDD1P2_GRF

GPS_RFIN

VDDAUX_A

GPS_TCXO_IN

VDD1P2_GRFGPS_SYNC5

BB_UART3_RTS 5CLK32B2,11

BB_UART3_RXD 5BB_UART3_TXD 5

VMBAT2,6,7,8,10,11

IOSR1_1V82,3,4,6,7,8,9,11

GPS_REG_ON5

BB_UART3_CTS 5

GPS_CAL_CLK5

TCXO_1V803

RFIC_TCXO_IN 16

ANA_SYS_CLK116

Title


Date: Sheet of

824-125226-0000 Rev02

Hawaii G5 A18: GPS - BCM4752WLBGA

C


Title


Date: Sheet of

824-125226-0000 Rev02


C


Title


Date: Sheet of

824-125226-0000 Rev02


C


FB1201600@100MHz

R1212 0

ANT1201

818000387

RF 1

C1201

1.8pF (DNI)

R1213

0(DNI)

U1203BCM4752IUB2GBGA30_0.4mm

CLK32 A6

LNA_EN/CAL_REQ B6

GPS_CAL A5

GPS_TCXOE4

TM0C5

GPS_RFIND6

REF_CAPC2

VDD1P8_AUX

D3

UART_RX/SDA A1

UART_CTS_L/ANT_SEL B2UART_RTS_L/HOST_REQ B1

UART_TXD/SCL A2

CLK_REQC3

GPS_TEST_OUT D4

VDD_GPS_LNA E6

VDD_3P3_INE1

VDD1P1_CORE D1

VDD_GPS_IF E5

VDD_IO A4

VSS_CORE C4

SYNC/PPSB5

VSS_PMU D2

VDD_CORE C1

IFVALID A3

VDD1P2_GRF E2

VSS_GPS_IF C6VSS_GPS_LNA D5

STANDBY_LB3

VDD_AUX_IN

E3

VSS_CORE B4

C12031uF

C1211

0.01uF (DNI)

C12091uF

C12061uF

R1214 0

C12101uF

FIL1202SAFEA1G58KA0F00

OUT4 4

GND22

GND3 3

IN1

GND5 5

C1208

0.01uF

ANT1202

818000387

RF 1

L12023.9nH

U1202

NC = 2,526.000MHz

G N D

3

OUT 4 V C

C

6

G N D

1R1216 0(DNI)

C12071uF

C12020.1uF

L12042.2nH

C120447pF

L1201 6.8nH

C12050.1uF

L12033.9nH

S5双核 2 core a08-21663_sch_main_p1_0620_b1+b

Documents

Transcript of S5双核 2 core a08-21663_sch_main_p1_0620_b1+b