MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files...

12
MIPS Open™ The New Standard in Open Use ISAs Wave Computing © 2019 Presented by Yuri Panchul, MIPS Open Technical Lead MIPS Open Meetup in Moscow, April 15, 2019

Transcript of MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files...

Page 1: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

MIPS Open™The New Standard in Open Use ISAs

Wave Computing © 2019

Presented by Yuri Panchul, MIPS Open Technical Lead

MIPS Open Meetup in Moscow, April 15, 2019

Page 2: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 2

Wave + MIPS – A Powerful AI + IP Combination

MIPS Computer

Systems Inc.

founded

1981

First MIPS

product ships:

R2000 uP

1981 MIPS architecture

invented by

team from

Stanford

Smartphone

LTE modem

MIPS becomes

IP licensing company

Wi-Fi -

Residential

Gateway

DTV/STB

product ships:

Cable Modem

product ships:

Enterprise

Networking

Wave

Establishes MIPS

Open Advisory

Board

Automotive

MCUs

& ADAS

Wave

Acquires

MIPS

Wave

Launches

MIPS Open

1990 2000 2010 20191980 20182017

Joins AWS,

Facebook,

Google &

Samsung on UC

Berkeley’s BAIR

initiative

Page 3: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 3

MIPS Open™: Accelerating Innovation @ the Edge

Routers SwitchesSet-top boxes

ADAS TVs Autonomous vehicles Visual analyticsSmartphones

• Accelerates innovation for system-on-chip designs

• Expands adoption of MIPS RISC architecture & grows supporting ecosystem

• Dedicated Advisory Board prevents architectural fragmentation

• Delivers peace of mind & investment protection for existing MIPS customers

Decades of silicon-proven innovation Fueling Next-Gen Edge Designs

IoT HPC

Page 4: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 4

• Compatibility

• No Fragmentation

• Same tools, software

• Flexibility – UDI support

• MIPS architecture-

based designs are shipping

in billions of devices

• Shipping Products –

wired modems, wireless

modems – LTE/5G/Wi-Fi, IoT,

automotive –

ADAS, data centers,

AI and others.

• Well-established

• Tools, software,

applications, boards

• Supported and used by

customers/ partners

• 30+ years of legacy of

MIPS architecture

• Enabler to build the next

trillion devices/

applications

Unified ApproachProven

ArchitectureEstablished Ecosystem

Matured Technology

MIPS Open™ Benefits

MIPS Open is the World’s First Commercial-ready, Silicon Proven, Feature-Rich Architecture Available for Open Use

Page 5: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 5

MIPS Open™ Model

MIPS Open FPGA

Training/Teaching/

Evaluation

Open Source

32-/64-bit ISADSP/SIMD/VZ/MT

Tools

SoftwareSDK

Verification Suite

Development

Architecture to Core

Design & Build

Core to SoC

Developed Cores

Sell

License Cores to

Semi Vendors

MIPS Open Certified Core

SOC#1

…..SOC#n

Certification

PartnerCore Developer

Partner Tools

Software SDK

Partner Design

Services

Everyone –

Student, University,

Professional

Customer/

3rd Party IP

Page 6: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 6

MIPSOpen.com Now Live

Page 7: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

Wave Computing © 2019 7

• Latest R6 version of 32-

bit/64-bit ISA

• Extensions such as

Virtualization, Multi-

threading, SIMD, DSP and

microMIPS architectures

• IDE for Embedded RTOS

and Linux Embedded

Edition

• Enables MIPS software

developers to build, debug,

and deploy applications on

MIPS-based hardware and

software platforms

• Getting Started Guide -

provides MIPS Open

FPGA system as a set of

Verilog files

• Labs - includes 25 hands-on

labs that guide users

in exploring computer

architecture & system-level

design

• SOC - shows how to build a

system-on-chip design

based on MIPS Open FPGA

that loads the open source

Linux

• Low power, low footprint

microAptiv cores

• Microprocessor(MPU)

• Microcontroller (MCU)

• Targeted for embedded

applications

MIPS Open ISA MIPS Open Tools MIPS Open FPGA MIPS Open Cores

7

MIPS Open™ ComponentsWave Computing © 2019 – Confidential

MIPS Open Components includes the latest MIPS R6 ISA, low power, low footprint microAptiv cores,

microAptiv soft core targeted for FPGA and tools for software development.

Page 8: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 8

MIPS Open™ Features

•MIPS Open use

license includes:

• Latest MIPS R6

architecture documents

• microAptiv cores

• Tools

• microAptiv softcore

targeted for FPGA

•Access to certification

services to core

developers

•Verification and

Certification of cores developed using

MIPS R6 ISA.

•Right and license

under R6 architecture

patents to design,

build and sell cores

•Use of the “MIPS Certified” trademark

logo for certified cores

•Complete package

• Instruction set,

cores, tools for

the community to

accelerate innovation at the edge

Open Use License Certification Patent LicenseComprehensive

Package

MIPS Open provides a comprehensive open use package and tools to enable fast time to market for certified cores.

Page 9: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Today9

Growing new markets with AI

Tomorrow

Building on an established ecosystem…

…creating an AI solution stack that enables end-to-end

business models

I/O & Accelerators

NOC

DSP

Memory

Mixed Signal

Wave Computing © 2019: IPro Group Technology Day, 10 April 2019

Evolving the MIPS Ecosystem for AI at the Edge

http://www.windriver.com/
http://www.etri.re.kr/eng/main/index.etri
http://www.arm.com/community/partners/display_company/rw/company/ecoscentric/
http://rtos.com/
Page 10: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 10

MIPS Open™ Advisory Committee Membership Levels

Page 11: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

“Deep learning is a fundamentally new software model. So we need a new computer platform to run it...”

Wave Computing © 2019 11

MIPS Open™ Timeline

Dec 17th , 2018

Feb 19th, 2019

March 28th, 2019

Q2’19‘Open Use’

microAptivUC/UP Cores

Page 12: MIPS Open™ › public_materials › 2019_04_22... · FPGA system as a set of Verilog files •Labs - includes 25 hands-on labs that guide users in exploring computer architecture

Thank You

Wave Computing © 2019


MIPS Assembly Language using QtSpimdszajda/classes/... · • MIPS Assembly-language Programmer Guide, Silicon Graphics • MIPS Software Users Manual, MIPS Technologies, Inc. •

MIPS Assembly Language using QtSpimdszajda/classes/... · • MIPS Assembly-language Programmer Guide, Silicon Graphics • MIPS Software Users Manual, MIPS Technologies, Inc. •

05-Verilog Language Concepts - Amazon S3 · PDF file2 CSE 467 Verilog Digital System Design 3 Verilog Language Concepts Module Basics (cont.) Arrays Verilog operators Verilog data

05-Verilog Language Concepts - Amazon S3 · PDF file2 CSE 467 Verilog Digital System Design 3 Verilog Language Concepts Module Basics (cont.) Arrays Verilog operators Verilog data

Arithmetic in MIPS - IIT-Computer Sciencevirgil/cs470/Labs/Lab6.pdf · During the prelab you will become familiar with integer arithmetic in MIPS. Since you have already used ...

Arithmetic in MIPS - IIT-Computer Sciencevirgil/cs470/Labs/Lab6.pdf · During the prelab you will become familiar with integer arithmetic in MIPS. Since you have already used ...

MIPS32® Architecture Volume II: The MIPS32® Instruction Set II: MIPS32... · 2021. 2. 24. · MIPS, MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS-3D, MIPS16, MIPS16e, MIPS32,

MIPS32® Architecture Volume II: The MIPS32® Instruction Set II: MIPS32... · 2021. 2. 24. · MIPS, MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS-3D, MIPS16, MIPS16e, MIPS32,

MIPS in Verilog Lecture 1 · MIPS Architecture Example: subset of MIPS processor architecture – Drawn from Patterson & Hennessy MIPS is a 32-bit architecture with 32 registers –

MIPS in Verilog Lecture 1 · MIPS Architecture Example: subset of MIPS processor architecture – Drawn from Patterson & Hennessy MIPS is a 32-bit architecture with 32 registers –

The Verilog Primer - University of Torontobharrington/cscb58/labs/VerilogPrimer.pdf · The basics of Verilog § Verilog is based off the idea that the designer of the circuit needs

The Verilog Primer - University of Torontobharrington/cscb58/labs/VerilogPrimer.pdf · The basics of Verilog § Verilog is based off the idea that the designer of the circuit needs

VERILOG - RWTH Aachen Universityhpac.cs.umu.se/teaching/sem-hpsc-14/presentations/Verilog slides.pdf · What is Verilog ? Verilog is a hardware description language(HDL) Verilog is

VERILOG - RWTH Aachen Universityhpac.cs.umu.se/teaching/sem-hpsc-14/presentations/Verilog slides.pdf · What is Verilog ? Verilog is a hardware description language(HDL) Verilog is

The Verilog Primer - University of Torontobharrington/cscb58/labs/VerilogPrimer.pdf · By Steve Engels So you want to learn Verilog Verilog is a new language that is used a lot in

The Verilog Primer - University of Torontobharrington/cscb58/labs/VerilogPrimer.pdf · By Steve Engels So you want to learn Verilog Verilog is a new language that is used a lot in

M2V Automatic Hardware Generation from Software Binaries · The MIPS-to-Verilog (M2V) compiler translates blocks of MIPS machine code into a hardware design represented in Verilog.

M2V Automatic Hardware Generation from Software Binaries · The MIPS-to-Verilog (M2V) compiler translates blocks of MIPS machine code into a hardware design represented in Verilog.

MIPS Technologies Corporate Updates and MIPS Android

MIPS Technologies Corporate Updates and MIPS Android

Verilog Tutorial - UCSBstrukov/ece154aFall2016/labs/verilog6.pdf · Verilog Tutorial Adapted from Krste Asanovic Verilog Fundamentals •History •Data types •Structural Verilog

Verilog Tutorial - UCSBstrukov/ece154aFall2016/labs/verilog6.pdf · Verilog Tutorial Adapted from Krste Asanovic Verilog Fundamentals •History •Data types •Structural Verilog

COMP212 Computer Architecture Verilog Simulation Tutorial with …esca.korea.ac.kr/Research/2010_RE/How-to-Run-MIPS-CPU... · 2010. 6. 27. · Verilog Simulation Tutorial with ModelSim

COMP212 Computer Architecture Verilog Simulation Tutorial with …esca.korea.ac.kr/Research/2010_RE/How-to-Run-MIPS-CPU... · 2010. 6. 27. · Verilog Simulation Tutorial with ModelSim

MIPS Assembly What is MIPS?

MIPS Assembly What is MIPS?

MIPS Processor Example - Harvey Mudd Collegepages.hmc.edu/harris/class/e158/lect2.pdf · – Verilog and VHDL ... MIPS Processor Example 36CMOS VLSI DesignCMOS VLSI Design 4th Ed.

MIPS Processor Example - Harvey Mudd Collegepages.hmc.edu/harris/class/e158/lect2.pdf · – Verilog and VHDL ... MIPS Processor Example 36CMOS VLSI DesignCMOS VLSI Design 4th Ed.

18-447 Computer Architecture - Carnegie Mellon …ece447/s13/lib/exe/fetch.php?media=onur...18-447 Computer Architecture Lecture 11: ... Single-cycle MIPS implementation in Verilog

18-447 Computer Architecture - Carnegie Mellon …ece447/s13/lib/exe/fetch.php?media=onur...18-447 Computer Architecture Lecture 11: ... Single-cycle MIPS implementation in Verilog

jsgray@ Jan Gray with FPGAs Teaching Processor and ... · Verilog and VHDL synthesis, ... Instruction set simulator (400 LOCs, 3 MIPS) lw r12,4 ... no condition codes; interlocked

jsgray@ Jan Gray with FPGAs Teaching Processor and ... · Verilog and VHDL synthesis, ... Instruction set simulator (400 LOCs, 3 MIPS) lw r12,4 ... no condition codes; interlocked

Verilog Hardware Description Language (Verilog HDL)

Verilog Hardware Description Language (Verilog HDL)

Using ModelSim to Simulate Logic Circuits in Verilog …web02.gonzaga.edu/faculty/talarico/CP230/labs/LabT1/Using_ModelSim... · USING MODELSIM TO SIMULATE LOGIC CIRCUITS IN VERILOG

Using ModelSim to Simulate Logic Circuits in Verilog …web02.gonzaga.edu/faculty/talarico/CP230/labs/LabT1/Using_ModelSim... · USING MODELSIM TO SIMULATE LOGIC CIRCUITS IN VERILOG

Using Library Modules in Verilog Designsathena.ecs.csus.edu/~cpe64/S2015/handouts/Labs/Lab... · USING LIBRARY MODULES IN VERILOG DESIGNS For Quartus II 13.0 clock. Thus, inputs A

Using Library Modules in Verilog Designsathena.ecs.csus.edu/~cpe64/S2015/handouts/Labs/Lab... · USING LIBRARY MODULES IN VERILOG DESIGNS For Quartus II 13.0 clock. Thus, inputs A

Analog Verilog,Verilog-A Tutorial

Analog Verilog,Verilog-A Tutorial