Figure 13–1 An original analog signal (sine wave) and its “stairstep” approximation. Thomas L....
-
Upload
walker-redfearn -
Category
Documents
-
view
216 -
download
0
Transcript of Figure 13–1 An original analog signal (sine wave) and its “stairstep” approximation. Thomas L....
Figure 13–1 An original analog signal (sine wave) and its “stairstep” approximation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–2 Basic block diagram of a typical digital signal processing system.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–3 Illustration of the sampling process.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–4 Bouncing ball analogy of sampling theory.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–5 A basic illustration of the condition fsample < 2fa(max).
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–6 After low-pass filtering, the frequency spectra of the analog and the sampling signals do not overlap, thus eliminating aliasing error.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–7 Illustration of a sample-and-hold operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–8 Basic function of an analog-to-digital (ADC) converter (The binary codes and number of bits are arbitrarily chosen for illustration only). The ADC output waveform that represents the binary codes is also shown.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–9 Sample-and-hold output waveform with four quantization levels. The original analog waveform is shown in light gray for reference.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–10 The reconstructed waveform in Figure 13–9 using four quantization levels (2 bits). The original analog waveform is shown in light gray for reference.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–11 Sample-and-hold output waveform with sixteen quantization levels. The original analog waveform is shown in light gray for reference.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–12 The reconstructed waveform in Figure 13–11 using sixteen quantization levels (4 bits). The original analog waveform is shown in light gray for reference.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–13 The operational amplifier (op-amp).
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–14 A 3-bit flash ADC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–15 Sampling of values on a waveform for conversion to binary code.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–16 Resulting digital outputs for sample-and-hold values. Output D0 is the LSB of the 3-bit binary code.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–17 Basic dual-slope ADC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–18 Illustration of dual-slope conversion.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–19 Successive-approximation ADC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–20 Illustration of the successive-approximation conversion process.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–21 The ADC0804 analog-to-digital converter.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–22 A simplified illustration of sigma-delta analog-to-digital conversion.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–23 Partial functional block diagram of a sigma-delta ADC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–24 One type of sigma-delta ADC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–25 A method for testing ADCs.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–26 Illustrations of analog-to-digital conversion errors.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–27
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–28 The DSP has a digital input and produces a digital output.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–29 Simplified block diagram of a digital cellular phone.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–30 Many DSPs use the Harvard architecture (two memories).
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–31 General block diagram of the TMS320C6000 series DSP.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–32 The four fetch phases of the pipeline operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–33 The two decode phases of the pipeline operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–34 The five execute phases of pipeline operation.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–35 A 352-pin BGA package.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–36 A 4-bit DAC with binary-weighted inputs.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–37
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–38 Output of the DAC in Figure 13–37.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–39 An R/2R ladder DAC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–40 Analysis of the R/2R ladder DAC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–41 Basic test setup for a DAC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–42 Illustrations of several digital-to-analog conversion errors.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–43
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–44 The reconstruction filter smooths the output of the DAC.
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–45
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–46
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–47
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–48
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–49
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–50
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–51
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–52
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–53
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.
Figure 13–54
Thomas L. FloydDigital Fundamentals, 9e
Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458
All rights reserved.