EKT303 PRINCIPLES OF COMPUTER ARCHITECTURE Mini Project Design and Implementation of Two Concurrent...

4
EKT303 PRINCIPLES OF COMPUTER ARCHITECTURE Mini Project Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better Workload Balance 1 VIVA ON 8-12 OF DECEMBER, 2014

Transcript of EKT303 PRINCIPLES OF COMPUTER ARCHITECTURE Mini Project Design and Implementation of Two Concurrent...

Page 1: EKT303 PRINCIPLES OF COMPUTER ARCHITECTURE Mini Project Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better Workload.

1

EKT303PRINCIPLES OF

COMPUTER ARCHITECTURE

Mini Project

Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better

Workload Balance

VIVA ON 8-12 OF DECEMBER, 2014

Page 2: EKT303 PRINCIPLES OF COMPUTER ARCHITECTURE Mini Project Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better Workload.

2

Specifications (1/3)

• The CPU must be designed in a separate functional unit of Datapath, Control and Memory as shown in Figure 1.

Datapath Control unit

Memory

Figure 1

Page 3: EKT303 PRINCIPLES OF COMPUTER ARCHITECTURE Mini Project Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better Workload.

3

Specifications (2/3)

• Both CPUs have simple instruction set as shown in Table 1

Direct Addressing Mode

Register Addressing Mode

Immediate Addressing Mode

Instruction

X X X MOV

X X ADD

X X SUB

X X AND

X X OR

X SHIFT

JUMP

Table 1

Page 4: EKT303 PRINCIPLES OF COMPUTER ARCHITECTURE Mini Project Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better Workload.

4

Specifications (3/3)

• The Two concurrent CPUs must connected through shared Memory as shown in Figure 2.

CPU 1

CPU 2

Shared Memory

Figure 2


Modeling VHDL in POSE. Overview Motivation Motivation Quick Introduction to VHDL Quick Introduction to VHDL Mapping VHDL to POSE (the Translator) Mapping.

Modeling VHDL in POSE. Overview Motivation Motivation Quick Introduction to VHDL Quick Introduction to VHDL Mapping VHDL to POSE (the Translator) Mapping.

VHDL 6 Synthesis With VHDL Leonardo

VHDL 6 Synthesis With VHDL Leonardo

VHDL GUIDELINES FOR SYNTHESIS - web02.gonzaga.eduweb02.gonzaga.edu/.../ee406/20162017/VHDL/vhdl-for-synthesis.pdf · VHDL GUIDELINES FOR SYNTHESIS . ... behavioral level to the ...

VHDL GUIDELINES FOR SYNTHESIS - web02.gonzaga.eduweb02.gonzaga.edu/.../ee406/20162017/VHDL/vhdl-for-synthesis.pdf · VHDL GUIDELINES FOR SYNTHESIS . ... behavioral level to the ...

Managing Oracle Workload with z/OS Workload Manager€¦ · Managing Oracle Workload with z/OS Workload Manager ... • Brief Introduction to MVS Workload Management (WLM) ... •

Managing Oracle Workload with z/OS Workload Manager€¦ · Managing Oracle Workload with z/OS Workload Manager ... • Brief Introduction to MVS Workload Management (WLM) ... •

More advanced CPUs - howard huanghowardhuang.us/teaching/cs231/21-More-advanced-CPUs.pdf · — Pipelined CPUs achieve higher clock rates and performance. ... 2003 More advanced CPUs

More advanced CPUs - howard huanghowardhuang.us/teaching/cs231/21-More-advanced-CPUs.pdf · — Pipelined CPUs achieve higher clock rates and performance. ... 2003 More advanced CPUs

CPUs and motherboards Unit objectives: Describe the function and features of CPUs, identify a CPU, and classify CPUs according to their specifications.

CPUs and motherboards Unit objectives: Describe the function and features of CPUs, identify a CPU, and classify CPUs according to their specifications.

Lecture 2 VHDL Refresher - ece.gmu.edu€¦ · ECE 448 – FPGA and ASIC Design with VHDL 25 Example VHDL Code • 3 sections to a piece of VHDL code • File extension for a VHDL

Lecture 2 VHDL Refresher - ece.gmu.edu€¦ · ECE 448 – FPGA and ASIC Design with VHDL 25 Example VHDL Code • 3 sections to a piece of VHDL code • File extension for a VHDL

Instruction list S7-300 CPUs and ET 200 CPUs

Instruction list S7-300 CPUs and ET 200 CPUs

Electricity CPUs Ethics Refresher

Electricity CPUs Ethics Refresher

-- VHDL --

-- VHDL --

VHDL 1 INTRODUCTION TO VHDL - cse.cuhk.edu.hkmcyang/ceng3430/vhdl1.pdf · VHDL 1 INTRODUCTION TO VHDL (VERY-HIGH-SPEED-INTEGRATED-CIRCUITSHARDWARE DESCRIPTION LANGUAGE) VHDL 1. ver.7a

VHDL 1 INTRODUCTION TO VHDL - cse.cuhk.edu.hkmcyang/ceng3430/vhdl1.pdf · VHDL 1 INTRODUCTION TO VHDL (VERY-HIGH-SPEED-INTEGRATED-CIRCUITSHARDWARE DESCRIPTION LANGUAGE) VHDL 1. ver.7a

Electricity CPUs Ethics Solutions

Electricity CPUs Ethics Solutions

b1110 Multi-Cycle CPUs

b1110 Multi-Cycle CPUs

Ethernet CPUs+OperManual

Ethernet CPUs+OperManual

Crash course in CPUs

Crash course in CPUs

Chapter 3: Computer Hardware : Microprocessors · Chapter 3: Computer Hardware : Modern CPUs Dual-core CPUs. Chapter 3: Computer Hardware : Modern CPUs Intel Core CPUs. Created Date:

Chapter 3: Computer Hardware : Microprocessors · Chapter 3: Computer Hardware : Modern CPUs Dual-core CPUs. Chapter 3: Computer Hardware : Modern CPUs Intel Core CPUs. Created Date:

NOORUL ISLAM UNIVERSITY, KUMARACOIL · PDF file · 2017-05-30... Modem CPU concepts, The Intel CPUs, AMD CPUs, Cyrix CPUs, CPU overclocking. Troubleshooting CPU problems. 12 UNIT

NOORUL ISLAM UNIVERSITY, KUMARACOIL · PDF file · 2017-05-30... Modem CPU concepts, The Intel CPUs, AMD CPUs, Cyrix CPUs, CPU overclocking. Troubleshooting CPU problems. 12 UNIT

Altera VHDL Course Altera’s Introduction to VHDL.

Altera VHDL Course Altera’s Introduction to VHDL.

VHDL tutorial using Aldec VHDL software

VHDL tutorial using Aldec VHDL software

A · Web viewIntroduction to VHDL Overview of VHDL History of VHDL Building blocks of VHDL Data type and operator VHDL Constructs Design Units of VHDL Introduction of Digital clock

A · Web viewIntroduction to VHDL Overview of VHDL History of VHDL Building blocks of VHDL Data type and operator VHDL Constructs Design Units of VHDL Introduction of Digital clock