EE365 Adv. Digital Circuit Design Clarkson University Lecture #9 Math Units ROMs
EE365 Adv. Digital Circuit Design Clarkson University Lecture #8
description
Transcript of EE365 Adv. Digital Circuit Design Clarkson University Lecture #8
![Page 1: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/1.jpg)
EE365Adv. Digital Circuit Design
Clarkson University
Lecture #8
Buffers, Drivers, Encoders, MUXs & XORs
![Page 2: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/2.jpg)
Topics
• Buffers
• Drivers
• Encoders
• Multiplexers
• Exclusive OR Gates
Rissacher EE365Lect #8
![Page 3: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/3.jpg)
Three-state buffers• Output = LOW, HIGH, or Hi-Z.
• Can tie multiple outputs together, if at most one at a time is driven.
Rissacher EE365Lect #8
![Page 4: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/4.jpg)
Different flavors
Rissacher EE365Lect #8
![Page 5: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/5.jpg)
Rissacher EE365Lect #8
![Page 6: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/6.jpg)
Timing considerations
Rissacher EE365Lect #8
![Page 7: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/7.jpg)
Three-state drivers
Rissacher EE365Lect #8
![Page 8: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/8.jpg)
Driver application
Rissacher EE365Lect #8
![Page 9: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/9.jpg)
Three-state transceiver
Rissacher EE365Lect #8
![Page 10: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/10.jpg)
Transceiver application
Rissacher EE365Lect #8
![Page 11: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/11.jpg)
Encoders vs. Decoders
Decoder Encoder
Rissacher EE365Lect #8
![Page 12: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/12.jpg)
Binary encoders
Rissacher EE365Lect #8
![Page 13: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/13.jpg)
Need priority in most applications
Rissacher EE365Lect #8
![Page 14: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/14.jpg)
8-input priority encoder
Rissacher EE365Lect #8
![Page 15: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/15.jpg)
Priority-encoder logic equations
Rissacher EE365Lect #8
![Page 16: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/16.jpg)
74x148 8-input priority encoder
– Active-low I/O– Enable Input– “Got Something”– Enable Output
Rissacher EE365Lect #8
![Page 17: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/17.jpg)
74x148circuit
Rissacher EE365Lect #8
![Page 18: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/18.jpg)
74x148 Truth Table
Rissacher EE365Lect #8
![Page 19: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/19.jpg)
In Class Practice Problem
Write the truth table for a 4-to-2 encoder:
• No enables
• Active High inputs and outputs
Rissacher EE365Lect #8
![Page 20: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/20.jpg)
In Class Practice Problem
Rissacher EE365Lect #8
![Page 21: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/21.jpg)
Cascading priority
encoders
• 32-inputpriority encoder
Rissacher EE365Lect #8
![Page 22: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/22.jpg)
Constant expressions
Rissacher EE365Lect #8
![Page 23: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/23.jpg)
Outputs
Rissacher EE365Lect #8
![Page 24: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/24.jpg)
Alternative formulation
• WHEN is very natural for priority function
Rissacher EE365Lect #8
![Page 25: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/25.jpg)
Multiplexers
Rissacher EE365Lect #8
![Page 26: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/26.jpg)
74x1518-input
multiplexer
Rissacher EE365Lect #8
![Page 27: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/27.jpg)
74x151 truth table
Rissacher EE365Lect #8
![Page 28: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/28.jpg)
CMOS transmission gates
• 2-input multiplexer
Rissacher EE365Lect #8
![Page 29: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/29.jpg)
Other multiplexer varieties• 2-input, 4-bit-wide
– 74x157
• 4-input, 2-bit-wide– 74x153
Rissacher EE365Lect #8
![Page 30: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/30.jpg)
In Class Practice Problem
Write the truth table for a 1-to-4 line Multiplexer:
• No enables
• Active High inputs and outputs
Rissacher EE365Lect #8
![Page 31: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/31.jpg)
In Class Practice Problem
Rissacher EE365Lect #8
![Page 32: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/32.jpg)
Barrel shifter design example
• n data inputs, n data outputs• Control inputs specify number of
positions to rotate or shift data inputs• Example: n = 16
– DIN[15:0], DOUT[15:0], S[3:0] (shift amount)
• Many possible solutions, all based on multiplexers
Rissacher EE365Lect #8
![Page 33: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/33.jpg)
16 16-to-1 MUXs
16-to-1 mux = 2 x 74x151 8-to-1 mux + NAND gate
Rissacher EE365Lect #8
![Page 34: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/34.jpg)
4 16-bit 2-to-1 MUXs
16-bit 2-to-1 mux = 4 x 74x157 4-bit 2-to-1 mux
Rissacher EE365Lect #8
![Page 35: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/35.jpg)
Properties of different approaches
Rissacher EE365Lect #8
![Page 36: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/36.jpg)
2-input XOR gates• Like an OR gate, but excludes the case
where both inputs are 1.
• XNOR: complement of XOR
Rissacher EE365Lect #8
![Page 37: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/37.jpg)
XOR and XNOR symbols
Rissacher EE365Lect #8
![Page 38: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/38.jpg)
Gate-level XOR circuits• No direct realization with just a few
transistors.
Rissacher EE365Lect #8
![Page 39: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/39.jpg)
CMOS XOR with transmission gates
IF B==1 THEN Z = !A;ELSE Z = A;
Rissacher EE365Lect #8
![Page 40: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/40.jpg)
Multi-input XOR• Sum modulo 2• Parity computation
• Used to generate and check parity bits in computer systems.– Detects any single-bit error
Rissacher EE365Lect #8
![Page 41: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/41.jpg)
Parity tree
• Faster with balanced tree structure
Rissacher EE365Lect #8
![Page 42: EE365 Adv. Digital Circuit Design Clarkson University Lecture #8](https://reader036.fdocuments.us/reader036/viewer/2022062423/5681492a550346895db661d8/html5/thumbnails/42.jpg)
Next time
• Comparators
• Adders
• Multipliers
• Read-only memories (ROMs)
Rissacher EE365Lect #8