DSP Lec 01
-
Upload
haris-jamil -
Category
Documents
-
view
232 -
download
0
Transcript of DSP Lec 01
-
8/2/2019 DSP Lec 01
1/20
2/7/20
Dr. Tahir Zaidi
Digital Signal ProcessingLecture 1
Introduction
DSP is Everywhere Sound applications
Compression, special effects, synthesis,recognition, echo cancellation,
Cell Phones, MP3, Movies, Text-to-speech,
Communication Modulation, coding, detection, equalization, echo
cancellation, Cell Phones, dial-up modem, DSL modem,
Satellite Receiver,
Automotive ABS, Active Noise Cancellation, Cruise Control,
-
8/2/2019 DSP Lec 01
2/20
2/7/20
DSP is Everywhere
Medical Magnetic Resonance, Tomography,
Electrocardiogram,
Military Radar, Sonar, Space photographs, remote
sensing,
Image and Video Applications DVD, JPEG, Movie special effects, video
conferencing,
Mechanical Motor control, process control, oil and mineral
prospecting,
Limitations of Analog Signal Processing
Accuracy limitations due to
Component tolerances
Undesired nonlinearities
Limited repeatability due to
Tolerances
Changes in environmental conditions Temperature
Vibration
Sensitivity to electrical noise
-
8/2/2019 DSP Lec 01
3/20
2/7/20
Limitations of Analog Signal Processing
Limited dynamic range for voltage andcurrents
Inflexibility to changes
Difficulty of implementing certainoperations
Nonlinear operations
Time-varying operations
Difficulty of storing information
Microprocessor
Any CPU that is contained on a single chip
Little chip is the heart of a computer. Oftenreferred to as just the processor
Does all the computations like adding,subtracting, multiplying, and dividing
In PCs, most popular Intel Pentium chip In Macs, the PowerPC chip (Motorola, IBM,
and Apple)
-
8/2/2019 DSP Lec 01
4/20
2/7/20
DSP, RISC, CISC Processor A processor is frequently categorized
based on the width of its busses(4,8,16,32,64)
Clock Rate (i.e. at what rate does theprocessor execute instructions)
Complexity of Instruction Set
CISC : Complex Instruction Set Computer
RISC : Reduced Instruction Set Computer
Digital Signal Processor A DSP is a general purpose processor with
features specifically designed to make Signalprocessing applications fast and efficient
-
8/2/2019 DSP Lec 01
5/20
2/7/20
Design Options for Digital Systems Special Purpose Hardware
Custom ICs / ASICs
Software Programmable Processor Pentium, PowerPC, etc
FPGA (possibly with embeddedgeneral purpose microprocessor) Xilinx, Altera, etc
DSP TI, ADSP, etc
Comparison of OptionsSpecific HW Gen Purpose HW
NRE/Dev Cost
Speed
Flexibility
Time to Market
Production Cost
-
8/2/2019 DSP Lec 01
6/20
2/7/20
Embedded SW Design Flow Develop Code for a Target processor
Since target is minimal (not muchmemory, I/Oetc. Code developmentdone on a separate machine. (e.g a PC)
Cross Compiler / Assembler
Simulator
Code then run in the target system andobserved. Debug support programmed
into the software
Emulation / Debugging In-Circuit Emulator
Debug Kernel BIOS
JTAG Emulation
Interactively Run Code
Breakpoints
Single Step Watch Variables
Observe interaction with rest of system
Development environment is frequentlyprocessor specific
-
8/2/2019 DSP Lec 01
7/20
2/7/20
Embedded Systems Characteristics Real-Time
Real, defined timing requirements for particular
actions to be accomplished
Event DrivenActions of the system are in response to events,
not a predefined sequence.
Resource constrainedMemory Size, speed, power constrained
Special purposeDevice must only perform certain well defined
tasks
Embedded System Example Events :
Button Press
Knob Turned
New Sample needed
by D/A converter
Data block available
from CD drive
-
8/2/2019 DSP Lec 01
8/20
2/7/20
TI TMS320C6713 DSP
-
8/2/2019 DSP Lec 01
9/20
2/7/20
TI TMS320C6713 DSP Features
EDMA Controller McBSP Serial Ports (I/O)
Multiple Computation Units (8)
Cache
On-chip PLL
Host Port Interface
Timers Floating Point Units
-
8/2/2019 DSP Lec 01
10/20
2/7/20
Typical DSP Applications
Digital
RadiographicImaging
UltrasoundMedicalImaging
SpySatelliteImagingMilitaryAppls
Real TimeVideoCameras
& Cell Phones
VideoCommunications
Space
Imaging
Appls
OpticalWearableComputers
Web wirelesstechnologyData Storage
& Transmission
Car Awake warning system
Real
Time DSP
EmbeddedSystems
Speech
Recognition
Example: Speech Modeling
Impulse
Train
Generator
Noise
Generator
Pitch
Period
u(n)
Time-
varyingdigital
filter
Vocal Tract
Parameters
s(n)
G
-
8/2/2019 DSP Lec 01
11/20
2/7/20
An Embedded SystemControl Panel
PROGRAMMABLEDSP
PROGRAMMABLEDSP
ASIC
FPGA
MICROCONTROLLER
CODEC
Dual Port Memeory
System Bus
Controller Process
User interfaceprocess
DSPAssembly
Code
Analoginterface
Real Time
Operatingsystem
Embedded signalProcessing System
Host port
Memory interface
Host port
Memory interface
Example Embedded System
Output
Bitstream
49.152
MHz
Sine wave
clock
Xilinx 4062TMS320C6201
68332
SRAM
FLASH
SBSRAM
DDS
A/D
HSP52014
8-bit DAC &LPF
amplifier &squarer
I/Osquare waveoutput
To RF Board
From RF Board
-
8/2/2019 DSP Lec 01
12/20
2/7/20
Device 0
DataData
Waveform 1
Software Defined Radio (SDR)All configurable HW
FPGA
Device 4
Device 1
DSP
General Purpose Processor
Algo4Proprietary
FEC
Framer1
V.3516
QAMOFDM
SDR Board Design
FPGASPARTAN3
XC3S1500FG676I- XC3S2000FG676I
VCCINT=1.2V/470mAVCCAUX=2.5V/100mA
VCCO1=3.3V/mAVCCO2=2.5V/mA
AD9640DUAL ADC
14BIT, 105 MSPSAVDD=1.8V/310mADVDD=1.8V/34mA
DRVDD=3.3V/35mA
GC5016Quad Wideband DUC/DDC
VPAD=3.3V/180mA
VCORE=1.8V/420mA
DUAL Channel14 bit ,
125 MSPS (Max)DAC,
DAC2904,VA=3.3V/64mA
VD=3.3V/19.5mA
RS232 Interface DB9
DSPTMS320DM6446
CVDD 1.2V/767mADVDD 1.8V/102mA
DVDD 3.3V/6mA
32
47
IN
AD8352Differential
Amp
AMPFILTER
NETWORKNot
implemented
IN
POWERIN
HPI / VLYNQinterface
LVCMOS_1.8V
32BIT
JTAG
Title: Tranceiver BoardSize: A Revision: 1.3Date: 08/04/08 Drawn by: ASK
RSSIAnalog
Interface
8 Channel ADCMCP3008
VD=3.3V/0.5mA4-Bit
RS232 TRANSCEIVER
MAX3232EID
I-Input
Q-Input
I-Output
Q-Output
167
ClockGeneratorAD95133 outputs
GAIN CONTROL (6-BIT)
PAinterface
6-Bits Output power control
FilterSelection
3-Bit Rx Filter Selection
HMC610RSSI
x2
1-Bit T/R Control
5-Bit Frequency controlSythesizerInterface
T/R Switch
/2
2x MT47H64M16BT-5E1G DDR SDRAM
64M x 321.8VD/mA?
OSC
EthernetInterface
RJ45
Ethernet PHY
DP83848IIOVDD=3.3V/150mAAVDD=3.3V/100mA?
20
Digital Power(SMPS)
1.2VD1.8VD2.5VD3.3VD
Analog
(LDO Linear PSU)1.8VA3.3VA
PLATFORMFLASH
XCF08P 3.3VD/20mA
28F256J3, 128Mb16MB Intel Strata flash
3.3V/80mA
JTAGEXP
HEADER16-32 IO
64-LFCSP_VQ
SOIC-16
TQFP-48
PBGA-252
FG-676 (BGA) FSG-48 (BGA)
PBGA-N361
LQFP-48
SPI
IN
IN
IN
16-LFCSP_VQ
SOIC-16
Spartan3SUPPORTSLVCMOS-1.8
AUDIO SERIAL PORTASP HEADER
SSN
Silicon Serial Number
-
8/2/2019 DSP Lec 01
13/20
2/7/20
Digital Signal Processing
A/D DSP D/Aanalogsignal
analogsignal
digitalsignal
digitalsignal
Analog input analog output
Digital recording of music
Analog input digital output
Touch tone phone dialing
Digital input analog output
Text to speech
Digital input digital output
Compression of a file on computer
Pros of Digital Signal Processing Accuracy can be controlled by choosing
word length
Repeatable
Sensitivity to electrical noise is minimal
Dynamic range can be controlled using
floating point numbers Flexibility can be achieved with software
implementations
Non-linear and time-varying operationsare easier to implement
-
8/2/2019 DSP Lec 01
14/20
2/7/20
Pros of Digital Signal Processing
Digital storage is cheap
Digital information can be encrypted forsecurity
Price/performance and reduced time-to-market
Cons of Digital Signal Processing Sampling causes loss of information
A/D and D/A requires mixed-signalhardware
Limited speed of processors
Quantization and round-off errors
-
8/2/2019 DSP Lec 01
15/20
2/7/20
Course Objectives
To establish the idea of using computingtechniques to alter the properties of a signalfor desired effects, via understanding of
Fundamentals of discrete-time, linear,shift-invariant signals and systems in
Representation and Analysis: sampling,quantization, Fourier and z-transform;
Implementation: filtering and transformtechniques;
System Design: filter & processingalgorithm design
Course Outline
-
8/2/2019 DSP Lec 01
16/20
2/7/20
Course Outline
Prerequisite A fundamental course in signal and
system
Liner System analysis and transformanalysis
convolution and filtering
Fourier transforms Laplace and z transforms
-
8/2/2019 DSP Lec 01
17/20
2/7/20
Textbooks
Oppenheim, Schafer and Buck,Discrete-Time Signal Processing, 2ndedition (Prentice-Hall, 1999)
Mathematics of DSP
Refrences: McClellan, Schafer, & Yoder, DSP First
Ifeachor Jervis Digital Signal Processing-A Practical Approach, Prentice Hall
DSP Components
-
8/2/2019 DSP Lec 01
18/20
2/7/20
DSP Introduction
Application of mathematical operationsto digitally represented signals
IN OUT
A/D D/ADSP
-3 -2 -1 0 1 2 3 4
x[0]x[1]
n
General IntroductionDiscrete Time Signalsequence x[n]
- as opposed to continuous-timesignals x(t)
- time = independent variable
-
8/2/2019 DSP Lec 01
19/20
2/7/20
ExamplesDiscrete in Nature
- stock market indices
NasDaq daily closing value from Aug 1995 to Jan 1996
- population statistics
Birth in Canada from 1995-1996 to 1999-2000
ExampleSampled continuous-time (analog) signals
- Speech
-
8/2/2019 DSP Lec 01
20/20
2/7/20
Digital Images
2-D arrays (matrices) of numbers