DSP Builder v5.1.0

© 2005 Altera Corporation

DSP Builder v5.1.0October 2005

2© 2005 Altera Corporation - Confidential

Prerequisites Understanding of DSP Builder Understanding of Simulink Understanding of SOPC Builder and

Avalon Interface Specification Understanding of IP MegaCore Design

Flow Understanding of Quartus II


Agenda DSP Builder Overview New Features in DSP Builder v5.1.0 Enhancements Known Issues Conclusion


Overview


System Level Simulation of Algorithm Model

MATLAB/Simulink

System Level Verification of Hardware Implementation

Hardware

RTL ImplementationRTL Simulation

Leonardo SpectrumPrecision, Synplify

Quartus II, ModelSim

System Level Design Tool

Single Simulink RepresentationSystem-levelVerification

Synthesis, Place ‘n Route, RTL Simulation

AlgorithmModeling

Development Implementation Verification

System Algorithm Design and FPGA Design Integrated


Verify in Hardware

Place and Route

HDL Synthesis

Creates Simulation Testbench

DSP Builder OverviewCreates HDL Code

Creates SOPC Builder Ready Component

Download Design to DSP Development Kits

http://www.model.com/


Version CompatibilityDSP Builder

MATLAB/Simulink*

Notes

5.0.0 R13, R14,R14SP1, R14SP2

Recommends Quartus II v5.0

5.0.1 R13, R14,R14SP1, R14SP2


5.1.0 R14,R14SP1, R14SP2, R14SP3


Note (*) Note (*) MATLAB/Simulink R13: Matlab v6.5, Simulink v5.0MATLAB/Simulink R13: Matlab v6.5, Simulink v5.0 MATLAB/Simulink R14: Matlab v7.0, Simulink v6.0MATLAB/Simulink R14: Matlab v7.0, Simulink v6.0 MATLAB/Simulink R14SP1: Matlab v7.0.1, Simulink v6.1MATLAB/Simulink R14SP1: Matlab v7.0.1, Simulink v6.1 MATLAB/Simulink R14SP2: Matlab v7.0.4, Simulink v6.2MATLAB/Simulink R14SP2: Matlab v7.0.4, Simulink v6.2 MATLAB/Simulink R14SP3: Matlab v7.1, Simulink v6.3MATLAB/Simulink R14SP3: Matlab v7.1, Simulink v6.3


New Features


DSP Builder v5.1 New Features HDL Import Enhanced SOPC Builder Integration Support Multiple Versions of IP MegaCores Bit Width Parameterization Name Propagation


HDL Import


HDL Import Import VHDL, Verilog

or Quartus II Project Simulink Simulation

Model is Automatically Generated

Allows Co-Simulation Does Not Require 3rd

Party Simulator Allow Multiple

Instantiations


HDL Import Interface Supports Hierarchical

Designs with Multiple Entities Add Verilog/VHDL Files or

Select Quartus II Project Set Top-Level Entity (Verilog

or VHDL only) Compile

Generate Simulink Model


HDL Import Requirements Single Clock Domain Synchronous Design Supports Generic Memory and Logic Functions

Logic Elements Memory DSP Blocks

Does Not Support Device Specific Functions Examples - PLL, LVDS, WYSIWYG

Refer to DSP Builder Reference Manual for Complete List of Supported MegaFunctions


Design Flow using HDL Import


What About SubSystemBuilder? Import HDL File User Creates Own

Simulation Model Speed Up Simulation

Using Own Simulink Model

Can Use SubSystemBuilder If Design Contains Unsupported LPMs/MegaFunctions


Comparison of HDL Co-Design Features

Features Design Effort Simulation Speed

HDL Import Low Average

SubSystem Builder High Note(1)

Hardware in the Loop (HIL)

Medium Fastest

Link for ModelSim Medium Fast

Note: (1) User creates their own Simulink simulation model. Simulation speed depends on the type of simulation model.


Enhanced SOPC Builder Integration


SOPC Builder Integration User Can Build Any Avalon SOPC Component

Dragging and Dropping Avalon Interfaces into DSP Builder Design Validate by Simulating in Simulink Export to SOPC Builder by Generating HDL and PTF from Signal

Compiler


Enhanced SOPC Builder Integration Interface Blocks

Avalon Slave Avalon Master

Wrapped Blocks Avalon Read FIFO Avalon Write FIFO

Multiple Slaves and Masters

Advanced Avalon Bus Support


Interface Blocks Low-level Access to

Avalon Signals All Ports have “Pass-

Through” Behaviour Allows Multiple

Slaves/Masters Mechanism for setting

PTF variables Dialog to Configure

Mode of Operation

Avalon Slave Avalon Master


Avalon Master User Configurable to

Allow Subset of Signals

Modes of Operation Flow Control Pipeline Transfers Burst Transfers


Avalon Master Signals

Signal Type SignalsFundamental clk, waitrequest, address, read,

readdata, write, writedata, byteenable

Pipeline readdatavalid, flush

Burst burstcount

Flow Control endofpacket

Other irq, irqnumber


Avalon Master ExampleInputOutput


Avalon Slave User Configurable to

Allow Subset of Signals

Modes of Operation Flow Control Pipeline Transfers Burst Transfers


Avalon Slave Signals

Signal Type SignalsFundamental clk, address, read, readdata, write,

writedata, byteenable

Wait-State waitrequest

Pipeline readdatavalid

Burst burstcount, beginbursttransfer

Flow Control readyfordata, dataavailable, endofpacket

Other irq


Avalon Slave ExampleInputOutput


Wrapped Blocks Higher Level of

Abstraction Map Avalon Signals to

a “Standard” Subset Both Read/Write

FIFOs Handle Streaming Data Test Avalon Interface

in Simulink Environment

Avalon Write FIFO

Avalon Read FIFO


Avalon Write FIFO Hierarchical

Component Configuration Dialog

Data Type Data Width FIFO Depth


Avalon Write FIFO Internals Look Under Mask

User Can Customize Functionality using Mask Editor


Avalon Write FIFO SignalsSignal DescriptionTestData Pass through simulation data to DataOut one

cycle after Ready is asserted

Stall Simulate stall conditions, and may cause underflow to SOPC component. When asserted, data provided by TestData is cached and no Avalon writes take place.

Ready When asserted, indicates downstream hardware is ready for data.

DataOut Output from FIFO

DataValid Asserted when valid output is presented on DataOut


Avalon Read FIFO Hierarchical

Component Configuration Dialog

Data Type Data Width FIFO Depth


Avalon Read FIFO Internals Look Under Mask

User Can Customize Functionality using Mask Editor


Avalon Read FIFO SignalsSignal DescriptionStall Simulate stall conditions, applying backpressure

to the SOPC Component. When asserted, data provided on Data fills up FIFO but no Avalon reads take place.

Data Outgoing data from user’s design

DataValid Asserted when valid signal is presented on Data

TestDataOut Output from FIFO over Avalon Interface

TestDataValid Asserted when valid output is presented on TestDataOut

Ready When asserted, indicates slave is ready to receive data.


Testing Blocks Streaming Avalon Converter

Provides Data to Avalon Write FIFO Collects Data from Avalon Read FIFO

Not Synthesizable


Avalon Write/Read FIFO Example


Simulink Simulation Avalon Blocks Accept Simulink Data

Use Standard Simulink Source/Sink Blocks


HDL and PTF Generation Set Option to

Generate PTF in Signal Compiler

VHDL Entity/Port Names Derived From Block

PTF File Automatically Generated Needed for Import in

SOPC Builder Component Appears in

SOPC Suite


SOPC Builder System Editor

Nios II

H/WCore

+ DMAs


What About Avalon Ports? Only For Legacy

Design Allow One Slave Per

Design Avalon Slave Block

Has Same Functionality Except for Chip Select


Other New Features


IP MegaCore Support Access to Multiple Versions

of IP Versioned MegaCore

Blue Color Recommended for New

Designs Legacy MegaCore

Gray Color For Backwards Compatibility Warnings Will Be GeneratedExample: Warning: The block ‘test/csc' is

linked to 'MegaCoreAltr/csc', which is a legacy block in the library and should not be used in new designs.


Update IP MegaCore Automatic Update

Global Update Create Two Variables in MATLAB

dspbuilder_reinstall_megacores = ‘on’dspbuilder_auto_update_megacore=‘on’

Rerun setup_dspbuilder Update MDL (Edit Menu) or Ctrl-D

Manual Update Design Specific Update update_megacores [design_name]


Design Parameterization Support

User can explore design optimization possibilities

5.0 5.1


Propagation of Signal Names


Enhancements


DSP Builder v5.1 Enhancements Error Message Improvements Simulation Performance Enhancements Documentation Improvements


Improved Error Messaging

Blocks causing error are highlighted

Hyperlinks in MATLAB command window


IP Simulation Simulation Time Speed Up

Typically ~20% Faster Improved Memory Usage

Previously Memory Grew Linearly During Simulation, Limiting Simulation Time

Less Variation in Simulation Time Previously > 2x Difference in Run-Time

Possible for Identical Simulations Now Always Minimum


Documentation Improvements

Integrated with Matlab help


Known Issues


HIL and HDL Import Using SBF Simulation Mismatch Using HIL or HDL

Import Block with Signed Binary Fractional (SBF) Format

Convert SBF to Signed Using Binary Point Casting Blocks

SPR#189659


Unique Entity Names Option to Generate Unique Hierarchical

Names Cannot be Easily Unset Option is Disabled by Default To Enable:

dspbuilder_enable_unique_hierarchy_name = true;

SPR#189491


SignalCompiler Flow Shortcut Shortcut for “Execute steps 1, 2 and 3”

Fails for 3rd Party Synthesis Tools Run Steps Separately SPR#190351


Conclusion


Conclusion DSP Builder Offers a Complete Integrated

Platform with Seamless Flow From System Design to Hardware Design

HDL Import Allows HDL Co-Design Enhanced SOPC Builder Integration Simulation Speed Improvements Improved Usability


Back-up Slides


References AN402: Black-Boxing in DSP Builder AN403: Avalon Master/Slave Blocks in

DSP Builder DSP Builder Reference Manual DSP Builder User Guide DSP Builder Release Notes DSP Builder Errata Sheet


DSP Builder TrainingPrevious Training Material on DSP

Builder Molson

MAT https://go.altera.com/extranet2001/education/internal_training/pr

esentations/int-presentations.html AppsNet

https://go.altera.com/extranet2001/support/iAPPS/specialty_support/ip/dsp/app-spec_ip_dsp.html#dspBuilder

DSP Technology Symposium https://go.altera.com/extranet2001/education/internal_training/int

ernal_tech_training/int-presentations/edu-int_tech_presentations.html\

https://go.altera.com/extranet2001/education/internal_training/presentations/int-presentations.html

https://go.altera.com/extranet2001/education/internal_training/presentations/int-presentations.html



https://go.altera.com/extranet2001/education/internal_training/internal_tech_training/int-presentations/edu-int_tech_presentations.html/




DSP Builder Roadmap

Q3

DSP Builder 5.1 HDL Import Simulation Speed Improvements Enhanced SOPC Builder Integration

Q4

2005

Q1 Q2 Q3 Q4

2006

DSP Builder 6.0 Multi-channel management blocks External Memory Support SOPC Datapath Integration

DSP Builder 6.1 Fixed-point data type Frame-based simulation HIL Improvements


Competitive Analysis

+ = Pro= NeutralN/A = Not Available

DSP Builderv5.1.0

System GeneratorV7.1.0

RTL Import+

Co-Processor Strategy+

Hardware Co-Simulation+

HDL Co-Simulation

Synthesis User Interface+


Hardware in the Loop (HIL) Simulation Acceleration Instrumentation Simple Hardware Interface

JTAG Connector

SinkSource


HIL Design Flow Step 1 : HIL Block Configuration Step 2 : Quartus II Compilation, SOF Program Step 3 : Simulate

JTAG HDLWrapper

Configure Compile/Program Simulate


Co-simulate HDL using ModelSim Bidirectional Link Between

MATLAB/Simulink and ModelSim Provided by Mathworks

Link to ModelSimLink to ModelSim ModelsimModelsimMATLABMATLABSimulinkSimulink

System-Level DesignSystem-Level Designand Simulationand Simulation

Co-simulation andCo-simulation andVerificationVerification HDL SimulationHDL Simulation


Link to ModelSim Design Flow Step 1 : Insert HDL into Simulink as Black-Box Step 2 : Configure VHDL Co-Simulation Block Step 3 : Set Up ModelSim and Load Model Step 4 : Start Simulation in Simulink

Configure Set Up ModelSim Simulate


Subsystem Builder Import HDL Design and Black-Box Creates Simulink Symbol of Subsystem User Creates Simulation Model


DSP Builder Path in MATLAB Install Path Not Removed During Un-

installation of DSP Builder v5.0 Conflict Due to Multiple Paths to Library Edit startup.m MATLAB Script to Comment

Out Path <MATLAB install dir>\toolbox\local\startup.m %path(path,'C:\altera\DSPBuilder\AltLib');

DSP Builder v5.1.0

Documents

Transcript of DSP Builder v5.1.0