Digital Integrated Circuit (IC) Layout and Design - Week 3...
Transcript of Digital Integrated Circuit (IC) Layout and Design - Week 3...
![Page 1: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/1.jpg)
EE134
1
EE134 1
Digital Integrated Circuit (IC) Layout and Digital Integrated Circuit (IC) Layout and Design Design -- Week 3, Lecture 5Week 3, Lecture 5
! http://www.ee.ucr.edu/~rlake/EE134.html
EE134 2
Reading and Reading and PrelabPrelab
" Week 1 - Read Chapter 1 of text." Week 2 - Read Chapter 2 of text." Week 3 - Read Chapter 3 of text." Prelab - Lab 1.
! Read insert A of text, pp. 67 - 71.! The lab will make more sense if you read this
before lab.! There is nothing to turn in.
![Page 2: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/2.jpg)
EE134
2
EE134 3
AgendaAgenda" Last Lecture
! Design rules! Layout and Design! Ties to VDD and GND! Padframes! Pin Packages
" Today�s Lecture! Contacts! Basic MOS transistor operation! Large-signal MOS model for manual analysis! The CMOS inverter
EE134 4
Course Emphasis / Design StylesCourse Emphasis / Design Styles" Physical design of CMOS digital ICs" Application Specific IC (ASIC)
! Full Custom (What we are doing)– Most flexible approach– Higher speed– Smaller designs– Expensive– Requires device-level (i.e. transistor level) knowledge– Push limits of a technology - must understand
parasitics: stray C, L, pn jns., BJTs, breakdown, stored charge, latch-up, etc.
– Used for high-volume chips - µ−processors & memory
![Page 3: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/3.jpg)
EE134
3
EE134 5
Design Styles (cont.)Design Styles (cont.)" ASIC (cont.)
! Standard Cell– Logic gate level– Low volume– Quick turnaround– Lower density
! Gate Array (FPGA)– Lowest density - speed - cost.
EE134 6
FlowchartFlowchartDefine circuit specs
Circuit Schematic
Circuit Simulation
Layout
Parasitic Extraction (R,C)
Re-simulate with Parasitics
Prototype Fabrication
Test and Evaluate
Production
Meet Specs?
Meet Specs?
Meet Specs?
No
No
YesNo
![Page 4: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/4.jpg)
EE134
4
EE134 7
Tie nTie n--well to VDD and Substrate to well to VDD and Substrate to GroundGround
A A’
np-substrate Field
Oxidep+n+
In
Out
GND VDD
(a) Layout
A A’
VDD
n+
V
n+p+
EE134 8
Reason for GND and VReason for GND and VDDDD TiesTies
np-substrate
p+n+
VDD
n+
Vout
n+p+
p-substrate
Parasitic Diodes
![Page 5: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/5.jpg)
EE134
5
EE134 9
Contacts to SiliconContacts to Silicon
" Ohmic Contacts! Metal on highly doped n+ or p+ Si.! What you want to pin the substrate to ground or
the n-well to VDD.
" Schottky Contacts (we won�t use these)! Metal on lightly doped n or p Si.! Creates a Schottky diode which has an I-V curve
similar to a p-n junction diode.
EE134 10
OhmicOhmic contactcontact" Metal on n+ or p+ Si." Simple picture:
" Need heavy doping to get the ultra short screening length needed for an OHMIC contact.
![Page 6: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/6.jpg)
EE134
6
EE134 11
SchottkySchottky ContactContact" Metal on n or p Si." Simple picture:
" Light n or p doping gives long screening length giving Schottky Barrier.
EE134 12
OhmicOhmic Contacts for Voltage PinningContacts for Voltage Pinning
" Ohmic contact to the n-well" You need the
! Active and Select to define the n+ region.
! Contact to put hole in thick passivationoxide / nitride so that the metal contacts the Si.
![Page 7: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/7.jpg)
EE134
7
EE134 13
OhmicOhmic Contacts for Voltage PinningContacts for Voltage Pinning
" Ohmic contact to the p-substrate" You need the
! Active and Select to define the p+ region.
! Contact to put hole in thick passivation oxide / nitride so that the metal contacts the Si.
EE134 14
Pin nPin n--well to Vwell to VDDDD and pand p--substrate to GNDsubstrate to GND
M1
VDD
M1
GND
PowerBus
GroundBus
PMOS
NMOS
p+
p+
n+
n-well
n+
n+
p+
![Page 8: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/8.jpg)
EE134
8
EE134 15
The Active LayerThe Active Layer" Cut in the Field Oxide (FOX) to get down to
the Si.
EE134 16
Active and Select LayersActive and Select Layers
![Page 9: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/9.jpg)
EE134
9
EE134 17
Active and Select Layers (cont)Active and Select Layers (cont)
EE134 18
4 Concepts to Remember:4 Concepts to Remember:" Need to put down an n+ region on the n-well
to make an ohmic contact to the n-well.
" Need to put down a p+ region on the p-substrate to make an ohmic contact to the p-substrate.
" These are your active / select layers.
" Finally, you need a contact layer to drill through the thick oxide / nitride passivation.
![Page 10: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/10.jpg)
EE134
10
EE134 19
BAD MOS LayoutBAD MOS Layout" DO NOT DO THIS!!!!!!!
active - hole cut in FOX
n+ select
• Self-aligned process• The Poly gate serves as an implant mask during the n+
implant. • There is no gap between the source/gate and drain/gate.
poly-gate
EE134 20
OutlineOutline
" MOS Transistor! Basic Operation! Modes of Operation! Deep sub-micron MOS
" CMOS Inverter
Ch. 3
![Page 11: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/11.jpg)
EE134
11
EE134 21
What is a Transistor?What is a Transistor?
VGS ≥ VT
RonS D
A Switch!An MOS Transistor
DS
GVGS
EE134 22
Switch Model of CMOS TransistorSwitch Model of CMOS Transistor
DS
GVGS
SRon
D S D|VGS| < |VT| |VGS| > |VT|
![Page 12: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/12.jpg)
EE134
12
EE134 23
Transistor Circuit SymbolsTransistor Circuit Symbols" NMOS
Body (p-Si substrate)
Drain
Source
Gate
D
S
G B = S #
D
S
G
We always wantD
S
G
Body tied to Source
B
EE134 24
NMOS Body Terminal (B) NMOS Body Terminal (B)
M1
VDD
M1
GND
PMOS
NMOS
p+
p+
n+
n-well
n+
n+
p+
S
D
B
D
S
G B = S = GND
CircuitSchematic
Layout
• A transistor is a 4 terminal device.
![Page 13: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/13.jpg)
EE134
13
EE134 25
Transistor Circuit SymbolsTransistor Circuit Symbols" PMOS
Body (n-well)
Drain
Source
Gate
D
S
G B = S #
We always want
D
S
G
Body tied to Source
B
VDD
D
S
G
EE134 26
PMOS Body Terminal (B)PMOS Body Terminal (B)
D
S = VDD
G B = S = VDDM1
VDD
M1
GND
PMOS
NMOS
p+
p+
n+
n-well
n+
n+
p+
S
D
B
Layout
![Page 14: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/14.jpg)
EE134
14
EE134 27
NMOS and PMOSNMOS and PMOS" PMOS is complementary to NMOS" Turn it upside down and switch all signs of
voltages, VSD # VDS, VGS # VSG.
VGS > 0
D
S
G+
-
NMOS
-
VSG > 0
D
S
G
+PMOS
EE134 28
OutlineOutline
" MOS Transistor! Basic Operation! Modes of Operation! Deep sub-micron MOS
" CMOS Inverter
Ch. 3
![Page 15: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/15.jpg)
EE134
15
EE134 29
Threshold Voltage: ConceptThreshold Voltage: Concept
EE134 30
The Threshold VoltageThe Threshold Voltage
qTkB
F
=
⎟⎟⎠
⎞⎜⎜⎝
⎛=
T
i
AT n
Nln -
φ
φφ
2φF ≈ -0.6V for p-type substrates
γ is the body factor
VT0 = 0.76 V (NMOS)
0.95 V (PMOS)
AMI C5 process
Fermi Potential
![Page 16: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/16.jpg)
EE134
16
EE134 31
The Body EffectThe Body Effect
VTO
reverse body bias
0-0.5-1.0-1.5-2-2.5VSB
0.4
0.5
0.6
0.7
0.8
0.9
V T(V
)
EE134 32
The Drain CurrentThe Drain Current
" Charge in the channel is controlled by the gate voltage:
" Drain current is proportional to charge x velocity:
[ ]TGSoxi VxVVCxQ −−−= )()(ox
oxox t
C ε=
dxdVxxv
WxQxvI
nnn
inD
µξµ =⋅−=
⋅⋅−=
)()(
)()(
vn = velocity; W = channel width; ξ = electric field; µn = mobility
![Page 17: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/17.jpg)
EE134
17
EE134 33
The Drain CurrentThe Drain Current" Combining velocity and charge:
" Integrating along the length of the channel from source to drain:
( ) dVVVVWCdxI TGSoxnD ⋅−−⋅⋅⋅=⋅ µ
( )∫∫ ⋅−−⋅⋅⋅=⋅DSG V
TGSoxn
L
D dVVVVWCdxI00µ
ox
oxnoxnn t
Ck εµµ ⋅=⋅=′
( ) ⎥⎦
⎤⎢⎣
⎡−⋅−⋅⋅⋅=
2
2DS
DSTGSoxnDVVVV
LWCI µ
n+n+
D
SG
VGS
xL
V(x) +–
VDS
ID
EE134 34
OutlineOutline
" MOS Transistor! Basic Operation! Modes of Operation! Deep sub-micron MOS
" CMOS Inverter
Ch. 3
![Page 18: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/18.jpg)
EE134
18
EE134 35
Transistor in Linear ModeTransistor in Linear Mode
n+n+
p-substrate
D
SG
B
VGS
xL
V(x) +–
VDS
ID
VGS > VDS + VT Device turned on (VGS > VT)
( ) ⎥⎦
⎤⎢⎣
⎡−⋅−⋅⋅⋅=
2
2DS
DSTGSoxnDVVVV
LWCI µ
VDS < VGS - VT
EE134 36
Transistor in SaturationTransistor in Saturation
n+n+
S
G
VGS
D
VDS > VGS - VT
VGS - VT+-
Pinch-off
VT < VGS < VDS + VT VDS > VGS - VT
( ) ⎥⎦
⎤⎢⎣
⎡−⋅−⋅⋅⋅=
2
2DS
DSTGSoxnDVVVV
LWCI µ
( )22 TGS
oxnD VV
LWCI −⋅⋅
⋅=µ
![Page 19: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/19.jpg)
EE134
19
EE134 37
" For VDS > VGS - VT, the drain current saturates:
" Including channel-length modulation:
( )22 TGS
oxnD VV
LWCI −⋅⋅
⋅=µ
SaturationSaturation
( ) ( )DSTGSoxn
D VVVL
WCI λµ+⋅−⋅⋅
⋅= 1
22
0 0.5 1 1.5 2 2.50
1
2
3
4
5
6x 10-4
VDS(V)
I D(A
)
slope = λ VDS= VDS/VA
VA = 1/λ = Early voltage
EE134 38
Modes of OperationModes of Operation" Cutoff:
" Resistive or Linear:
" Saturation
VGS < VTID = 0
VDS < VGS - VT & VGS > VT
VDS > VGS - VTVGS > VT
( )22 TGS
oxnD VV
LWCI −⋅⋅
⋅=µ
( ) ⎥⎦
⎤⎢⎣
⎡−⋅−⋅⋅⋅=
2
2DS
DSTGSoxnDVVVV
LWCI µ
![Page 20: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/20.jpg)
EE134
20
EE134 39
CurrentCurrent--Voltage RelationsVoltage RelationsA good A good olol’’ TransistorTransistor
QuadraticRelationship
0 0.5 1 1.5 2 2.50
1
2
3
4
5
6x 10
-4
VDS (V)
I D(A
)
VGS= 2.5 V
VGS= 2.0 V
VGS= 1.5 V
VGS= 1.0 V
Resistive Saturation
VDS = VGS - VT
EE134 40
A model for manual analysisA model for manual analysis
![Page 21: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/21.jpg)
EE134
21
EE134 41
OutlineOutline
" MOS Transistor! Basic Operation! Modes of Operation! Deep sub-micron MOS
" CMOS Inverter
Ch. 3
EE134 42
CurrentCurrent--Voltage RelationsVoltage RelationsThe DeepThe Deep--Submicron EraSubmicron Era
LinearRelationship
-4
VDS (V)0 0.5 1 1.5 2 2.5
0
0.5
1
1.5
2
2.5x 10
I D(A
)
VGS= 2.5 V
VGS= 2.0 V
VGS= 1.5 V
VGS= 1.0 V
Early Saturation
![Page 22: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/22.jpg)
EE134
22
EE134 43
Velocity SaturationVelocity Saturation
ξ (V/µm)ξc = 1.5
υn
(m/s
)υsat = 105
Constant mobility (slope = µ)
Constant velocity
EE134 44
Velocity SaturationVelocity Saturation
IDLong-channel device
Short-channel device
VDSVDSAT VGS - VT
VGS = VDD
Saturates sooner
![Page 23: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/23.jpg)
EE134
23
EE134 45
IIDD versus Vversus VGSGS
EE134 46
IIDD versus Vversus VDSDS
![Page 24: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/24.jpg)
EE134
24
EE134 47
Including Velocity SaturationIncluding Velocity Saturation
µn chosen empiricallyso that
satvcn =2ξµ
# µn depends on the SPICE model.
EE134 48
Simple Cheesy Derivation for Velocity Simple Cheesy Derivation for Velocity Saturation and Linear Dependence on Saturation and Linear Dependence on VVGSGS ( )
DD
THGSox
velocity
nD
vWI
xVVVCdxdVWI
D
2
2
)(
ρ
µρ
density) (charge
=
−−′=4444 34444 21321
By definition, dxdV
vvn =≡
ξµ
( )satDS,satdxdV
VVVCdxdVvWI THGSoxD −−′=
( )satDS,sat VVVCvWI THGSoxD −−′=
![Page 25: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/25.jpg)
EE134
25
EE134 49
IIDD versus Vversus VDSDS
EE134 50
Regions of OperationRegions of Operation
![Page 26: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/26.jpg)
EE134
26
EE134 51
A Unified Model for Manual AnalysisA Unified Model for Manual Analysis
EE134 52
Simple Model versus SPICE Simple Model versus SPICE
0 0.5 1 1.5 2 2.50
0.5
1
1.5
2
2.5x 10
-4
VDS (V)
I D(A
)
VelocitySaturated
Linear
Saturated
VDSAT=VGT
VDS=VDSAT
VDS=VGT
![Page 27: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/27.jpg)
EE134
27
EE134 53
A PMOS TransistorA PMOS Transistor
-2.5 -2 -1.5 -1 -0.5 0-1
-0.8
-0.6
-0.4
-0.2
0x 10
-4
VDS (V)
I D(A
)
Assume all variablesnegative!
VGS = -1.0V
VGS = -1.5V
VGS = -2.0V
VGS = -2.5V
EE134 54
SubSub--Threshold ConductionThreshold Conduction(Cut(Cut--off)off)
0 0.5 1 1.5 2 2.510
-12
10-10
10-8
10-6
10-4
10-2
VGS (V)
I D(A
)
VT
Linear
Exponential
Quadratic
Typical values for S:60 .. 100 mV/decade
The Slope Factor
ox
DnkTqV
D CCneII
GS
+= 1,~ 0
S is ∆VGS for ID2/ID1 =10
VDS = VDD
S = inverse subtheshold slope
![Page 28: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/28.jpg)
EE134
28
EE134 55
SubthresholdSubthreshold" Inverse sub-threshold slope (S)
! Ideal value @ T=300K, n=1,
! For each 60 mV of VGS, the current drops by a factor of 10. This is the best that you can do.
! For VDD = 0.4V, the maximum on-off current ratio that you can have at T=300K is
! At 373K, the ratio is
( )decade
mV10ln 60==qTkS B
660400
106.410 ×=
574400
103.210 ×=
EE134 56
SubthresholdSubthreshold
" Current in subthreshold
( )DSqTk
VqTnk
V
SD VeeII B
DS
B
GS
λ+⎟⎟⎟
⎠
⎞
⎜⎜⎜
⎝
⎛−=
−11 //
( )
10
10 ln
log10
ln
11 11
qTnkS
dVdI
IdVIdS
B
GS
DS
DSGS
DS
=
⎟⎟⎠
⎞⎜⎜⎝
⎛=⎟⎟
⎠
⎞⎜⎜⎝
⎛≡
−−
" Inverse subthreshold slope definition
![Page 29: Digital Integrated Circuit (IC) Layout and Design - Week 3 ...rlake/EE134/Rabaey_viewgraphs/Lec5.pdf · " Application Specific IC (ASIC)! Full Custom (What we are doing) –Most flexible](https://reader033.fdocuments.us/reader033/viewer/2022041809/5e56dcbedaacee27e8093bbc/html5/thumbnails/29.jpg)
EE134
29
EE134 57
SubthresholdSubthreshold ConceptsConcepts" FETs turn off exponentially.
( ) {⎩⎨⎧
=== C100@ mV/dec
C27@ mV/dec 10ln o
o
7460
1n
Bq
TnkS
" Inverse subthreshold slope, S (mV/dec), is the figure of merit that tells how well they shut off.
1.5typicallyand ≈≥ 1n
" The maximum possible on-off current ratio is SV
off
on DD
II 10| = max
" 2018 ITRS node has VDD = 0.4V - hence the static power problem.
Know this if you are in an interview with a semiconductor co.
EE134 58
Transistor Model Transistor Model for Manual Analysisfor Manual Analysis