Dac Errors

1
Dac Errors A 8 bit DAC, with a 5 V reference, generates an output voltage of 0V with a code of 3 10 and an output voltage of 5V with a code of 253 10 . What is the offset error and gain error in LSBs 0xFF 0 5V 253,3 Ideal DAC 0xFD Offset error Output voltage Slope of ideal DAC = 5/255 = 19.6mV / step Slope of actual DAC = 5/(253‐3) = 20mV / Step If the offset error is nulled The an input code of 0 will give 0 output voltage, but a code of 255 will give 255 * 20mV = 5.1V Therefore gain error = 0.1V/19.6mV = 5.1 LSBs The offset error is determined by projecting the actual DAC output back to code of 0. If a code of 3 10 gives 0V and the slope of the actual DAC is 20mV/step then a code of 0 would theoretically give = ‐3 * 20mV = ‐60mV in LSBs the offset error is ‐60/19.6 = ‐ 3LSBs

description

How errors in DAC occurs

Transcript of Dac Errors

Page 1: Dac Errors

DacErrors 

A 8 bit DAC, with a 5 V reference, generates an output voltage of 0V with a code of 310  and an output voltage of 5V with a code of 25310 . What is the offset error and gain error in LSBs 

0xFF0

5V

253,3Ideal DAC

0xFD

Offseterror

Output voltage

 

Slope of ideal DAC  = 5/255   = 19.6mV / step 

Slope of actual DAC = 5/(253‐3)   = 20mV / Step 

If the offset error is nulled The an input code of 0  will give 0 output voltage, but a code of 255 will give 255 * 20mV = 5.1V  Therefore gain error = 0.1V/19.6mV   =  5.1 LSBs   The offset error is determined by projecting the actual DAC output back to  code of 0.  If a code of 310 gives 0V and the slope of the actual DAC is 20mV/step then a code of 0 would  theoretically give  = ‐3 * 20mV = ‐60mV  in LSBs the offset error is ‐60/19.6  = ‐3LSBs  

 

Sources of Errors • Robust Performance of Pipelined ADCsclass.ece.iastate.edu/rlgeiger/Randy505/lectures/Pipelined ADCs Part 3.pdfof a Linear Pipelined ADC DAC ADC V REF V INk n

Sources of Errors • Robust Performance of Pipelined ADCsclass.ece.iastate.edu/rlgeiger/Randy505/lectures/Pipelined ADCs Part 3.pdfof a Linear Pipelined ADC DAC ADC V REF V INk n

DAC GUIDELINES ON AID AND ENVIRONMENT - OECD.org · DAC GUIDELINES ON AID AND ENVIRONMENT The OECD Development Assistance Committee (DAC) ... In 1993, the DAC adopted the Guidelines

DAC GUIDELINES ON AID AND ENVIRONMENT - OECD.org · DAC GUIDELINES ON AID AND ENVIRONMENT The OECD Development Assistance Committee (DAC) ... In 1993, the DAC adopted the Guidelines

M51 Direct Digital DAC - Audio Visual Factory€¦ · NAD Electronics will not assume any liability for errors being made by retailers, custom installers, cabinet makers, or other

M51 Direct Digital DAC - Audio Visual Factory€¦ · NAD Electronics will not assume any liability for errors being made by retailers, custom installers, cabinet makers, or other

DAC-500 - trioving.no - Styreenheter... · DIP7 OFF = Kompatibelt stand alone-läge med DAC-30. DIP8 ON = DAC-500 fungerar enbart som motorlåsstyrning. DAC-500 16 ... Vid inkoppling

DAC-500 - trioving.no - Styreenheter... · DIP7 OFF = Kompatibelt stand alone-läge med DAC-30. DIP8 ON = DAC-500 fungerar enbart som motorlåsstyrning. DAC-500 16 ... Vid inkoppling

DAC Ammunition

DAC Ammunition

DAC (Tlv5628c)

DAC (Tlv5628c)

DAC Slides

DAC Slides

Dual, 8-Bit, 80Msps, Current-Output DAC · MAX5851 Dual, 8-Bit, 80Msps, Current-Output DAC DAC = MAX DAC

Dual, 8-Bit, 80Msps, Current-Output DAC · MAX5851 Dual, 8-Bit, 80Msps, Current-Output DAC DAC = MAX DAC

Acoustic Doors Type Dac 40 Dac 33

Acoustic Doors Type Dac 40 Dac 33

International Development Evaluation: Comparing DAC and Non-DAC Approaches

International Development Evaluation: Comparing DAC and Non-DAC Approaches

DAC Slides.pdf

DAC Slides.pdf

DAC interfacing

DAC interfacing

SBAS496A – MARCH 2010– REVISED AUGUST 2010 8 … Buffer G DAC Register C DAC Register D DAC Register E DAC Register F DAC Register G Data Buffer H DAC Register H V HOUT V GOUT

SBAS496A – MARCH 2010– REVISED AUGUST 2010 8 … Buffer G DAC Register C DAC Register D DAC Register E DAC Register F DAC Register G Data Buffer H DAC Register H V HOUT V GOUT

A NEW DAC: INNOVATIONS FOR THE 2030 AGENDA DAC …

A NEW DAC: INNOVATIONS FOR THE 2030 AGENDA DAC …

DAC Network on Governance DAC Official Development ...

DAC Network on Governance DAC Official Development ...

ADC Calibration on Kinetis E+ Microcontrollers · compensate for linearity errors in the SAR’s internal DAC output. The calibration algorithm running inside the ... ADC Calibration

ADC Calibration on Kinetis E+ Microcontrollers · compensate for linearity errors in the SAR’s internal DAC output. The calibration algorithm running inside the ... ADC Calibration

DAC Architecture

DAC Architecture

DAC Converter

DAC Converter

Verifying HW/SW Integration - T&VS HW/SW Integration ... faults) • Soft Errors – Transients ... (DAC), June 10-14, 2002, New Orleans, Louisiana, USA.]

Verifying HW/SW Integration - T&VS HW/SW Integration ... faults) • Soft Errors – Transients ... (DAC), June 10-14, 2002, New Orleans, Louisiana, USA.]

C8051F020 DAC

C8051F020 DAC