Amd Barcelona Presentation Slideshare
-
Upload
don-scansen -
Category
Technology
-
view
908 -
download
1
description
Transcript of Amd Barcelona Presentation Slideshare
![Page 1: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/1.jpg)
AMD Quad Core Barcelona MPU
August 31, 2007August 31, 2007
Don ScansenDon Scansen
Technology AnalystTechnology Analyst
Semiconductor InsightsSemiconductor Insights
![Page 2: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/2.jpg)
2Barcelona Die – Close-up on Two Cores
Core 1Core 1Core 1 Core 2Core 2Core 2
![Page 3: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/3.jpg)
3
Core 1 Core 2
Core 4Core 3
DDR2 /DDR3
Nort
hbridge
L3 Cache
Barcelona Architecture
![Page 4: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/4.jpg)
4
L1 data
cacheL1 instruction cache
L2
128 bit FPU
L2 control
Instruction
fetch and decodeCode
execution
Load and
store
Processor Core Design
![Page 5: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/5.jpg)
5
Quad Core Die Architecture
•AMD’s Advantage
– Native quad core for faster CPU without scaling technology
– Affordable solution
– Large L3 cache is shared, optimizing memory use
– Northbridge memory controller on die
•Intel’s Advantage
– Intel set to launch 45nm dual core Penryn line
– Intel will package two dual cores together as they do now to offer a “quad” device
![Page 6: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/6.jpg)
6
AMD 65nm Transistor Structure
Nickel
silicide
Tensile stress liner
Poly gateSidewall
spacers
Channel
Contact
NFET
![Page 7: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/7.jpg)
7
Dislocation Defect
Dislocation between silicon
atomic planes
![Page 8: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/8.jpg)
8
L2 and L3 6T SRAM unit cell:0.54µm X 1.47µm = 0.79µm2
SRAM Cache Design
![Page 9: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/9.jpg)
9AMD and Intel Head-to-Head (before Penryn Launch)
8.25MB4.5MBTotal Memory Cache
65nm Bulk DSL, e-SiGe, 8M Cu
65nm SOI DSL, e-SiGe, 11M Cu
Process
0.72µm20.79 µm2Cell Size
284mm2 (142 X 2 die)284mm2Die Size
Intel Quad Core Kentsfield
AMD Barcelona Native Quad
Core
![Page 10: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/10.jpg)
10
After Intel’s Penryn Launches
?
![Page 11: Amd Barcelona Presentation Slideshare](https://reader034.fdocuments.us/reader034/viewer/2022052400/55963d451a28aba6738b47ea/html5/thumbnails/11.jpg)
11
What’s next?
• Will AMD’s success come down to core on die versus core in package?
• When will Intel produce a quad die?
• Will Intel stay ahead by leveraging its manufacturing prowess and packaging multiple MPU dies within a single package?