A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

26
A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys

Transcript of A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Page 1: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

A Systematic Approach to Power State Table (PST) Debugging

byBhaskar PalSynopsys

Page 2: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Overview:

The outline of the presentation • Low power static checker flow• Power State Table (PST) and its significance in the checker

flow • Completeness and consistency of PSTs• Root cause debugging of incomplete and inconsistent PSTs• Tool flow• Results• Conclusion

Page 3: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Low Power Static Checker Flow

Design files

Power specification (UPF files)

Power intent Database

Design Database

Low power design

database

Checker Database

User InputDBs/Libs

Low power static checks

Root cause debug and feedback

Root cause debug and feedback

Page 4: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Power State Table (PST)

• Usually a large design is partitioned into multiple power domains/blocks, each having multiple power states

• Power states are defined by voltage levels • The PSTs of a block defines the valid power states

and transitions of a block in terms of a set of supply ports/nets BLKA BLKC

BLKD

BLKB

PSTC

PSTD

PSTB

PSTA

Page 5: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Power State Table (PST) Contd..• The power/port states of supply net/ports are

defined in terms of voltage levels• A PST uses these port/power states to define a set of

supply relations represented by the rows of the PST

PSTA

S1 S2

A11 off ON

A12 ON ON

A13 off off

add_port_state S1 –state {ON 0.9} –state {OFF off}

add_port_state S2 –state {ON 0.9} –state {OFF off}

Page 6: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:PSTs are golden to the checker• Typically the low power static checker takes PST

specification as golden and perform the electrical correctness checks on the design – Isolation requirement checks– Level shifter requirement checks, etc

S1 S2

PSTA

S1 S2

A11 off ON

A12 ON ON

A13 off off

ISO_INST_MISSING

Page 7: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:PSTs are golden to the checker• Typically the low power static checker takes PST

specification as golden and perform the electrical correctness checks on the design – Isolation requirement checks– Level shifter requirement checks, etc

S1 S2

PSTA

S1 S2

A11 off ON

A12 ON ON

A13 off off

LS_NOINST_OK

Page 8: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Global Power State Table and block level PSTs • Ideally the global PST should represent

states/transitions defined by conjunction of all the block level (local) PSTs.

• However, in reality the following scenario can happen– Designer can provide a global PST which can

constrain the block level PSTs– A block level PST can constrain the global PST– A block level PST can constrain another block level

PST– Merging of block level PSTs can introduce new

supply relations• The number of PSTs in design are becoming very

large– Debugging becomes very complicated

Page 9: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Inconsistencies in Block level PSTs

Incomplete specification of port/power states in one block level PST can eliminate supply relations in another PST

cv

cv

cv

cv

BLKA BLKB

S1 S2 S3

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 off ON

P22 off off

Page 10: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Inconsistencies in Block level PSTs

Incomplete specification of supplies in PST. PSTA missed S3

cv

cv

cv

cv

BLKA BLKB

S1 S2 S3

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 off ON

P22 off off

cv

S3

Page 11: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Inconsistencies between Block level PST and Global PST

The global PST can override/constrain the block level PSTs resulting in elimination of supply relations

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 off ON

P22 ON off

PSTG

S1 S2 S3 S4 S5

G11 ON ON ON1 ON ON

G12 off off off off ON

G13 off off ON off ON

G14 off off off off off

Page 12: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Inconsistencies between Block level PST and Global PST

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 off ON

P22 ON ON

PSTG

S1 S2 S4 S5

G11 ON ON ON ON

G12 off ON off ON

G13 off off off ON

G14 off off off off

PSTAB

S1 S2 S3

AB11

off ON ON

AB12

ON ON ON

AB13

off off ON

Page 13: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Violation debug issues with inconsistent PSTs• Violation report generated during block level

verification can change during System level verification making root cause analysis difficult

• A ISO_INST_OK violation in block level verification can be changed to ISO_INST_REDUND during system level verification

S1 S2PSTA

S1 S2

A11 off ON

A12 ON ON

A13 off offISO_INST_OK

Page 14: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Violation debug issues with inconsistent PSTs Contd…

S1 S2

ISO_INST_REDUND

PSTG

S1 S2 S3 S4 S5

G11 ON ON ON1 ON ON

G12 off off off off ON

G13 off off ON off ON

G14 off off off off off

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

Root cause

?

Page 15: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Contribution

• Connectivity based checks• The large number of PSTs and specification of

incomplete/inconsistent PSTs can lead to results which are difficult to debug– Framework for detecting and pre-compute

database storing possible incompleteness/inconsistencies between PSTs• This can be achieved in a hierarchical manner

– Linking violation database to the above pre-computed for root cause debugging

Page 16: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Connectivity based checks

cv

cv

cv

cv

BLKA BLKB

S1

S4 (assumption was S2)

S3

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 ON off

P22 off off

Page 17: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Eliminator PST • A PST P is called an eliminator PST for a supplyStatePair (S, St) if

supply S appears in P but the port/power state St of S has not been used in P

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 off ON

P22 off off

Eliminator PST

• The supply relation {(S1, off), (S2, ON)} does not survive in the PST merge process because (S2, ON) has an eliminator PST and the eliminating sequence is PSTA PSTB

Page 18: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Eliminator PST Contd..

• A PST P is called an eliminator PST for a supply relation {(S, St), (S1, St1)} if supply S and S1 appear in P but the port/power state St of S or S1 of S1 has not been used in P

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S1

P21 off ON

P22 off off

Eliminator PST

• The supply relation {(S1, off), (S2, ON)} does not survive in the PST merge process because it has an eliminator PST, PSTB

Page 19: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Eliminator PST Sequence

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 ON ON

P22 off off

Eliminator PST

• The supply relation {(S1, off), (S2, ON)} does not survive in the PST merge process because (S2, ON) has an eliminator PST and the eliminating sequence is PSTA PSTB PSTC

PSTC

S3 S4

P21 ON1

ON

P22 off off

Page 20: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Eliminator PST contd..• Eliminating sequence may not be immediate

Eliminator PST

PSTA

S1 S2

A11 off off

A12 ON ON

A13 off ON

PSTB

S2 S3

B11 off ON

B12 ON ON1

B13 off off

PSTC

S3 S4

C11 ON ON1

C12 ON1 ON

C13 off off

PSTD

S4 S5

D11 ON ON

D12 off off

1

2

3

4

3

PSTG

S1 S2 S3 S4 S5

G11

ON ON ON1

ON ON

G12

off off off off ON

G13

off off ON off ON

G14

off off off off off1

Page 21: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

New supply relations

• Merging of the PST pair (PSTA, PSTB) introduces a new supply relation {(S1, off), (S2, ON)}. This may introduce new ISO_INST_MISSING violations between S1 and S2 in the design

PSTA

S1 S3

P11 off ON

P12 ON ON

P13 off off

PSTB

S2 S3

P21 ON ON

P22 off off

Page 22: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Violation debug – root cause

S1 S2

ISO_INST_REDUND

PSTG

S1 S2 S3 S4 S5

G11 ON ON ON1 ON ON

G12 off off off off ON

G13 off off ON off ON

G14 off off off off off

PSTA

S1 S2

P11 off ON

P12 ON ON

P13 off off

Eliminator PST

Page 23: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:Tool flow

Design UPF

UPF parser

UPF Database

Consistency checker

Error?

PST Merging Error?

Low power database PST association Database

Static checker

Violation Database

Root cause analyzer

Root cause reportUser queries

Page 24: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Results

Design Size Block level Issues

Chip level issues

Runtime overhead

Design-1 10 K 0 1 1 second

Design-2 2 M 2 2 < 5 seconds

Design-3 13.7 M 1 2 < 10 seconds

Design-4 45 M 1 5 < 1 min

Page 25: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Conclusion

• Developed a framework for detecting potential consistency/completeness issues between PSTs in a design

• Create a database of vulnerable PST states and their links with other states

• A checker that displays some of the critical PST issues

• A root cause analyzer that links checker violations that are triggered by some of the vulnerable PST states due to inconsistencies/incompleteness of PSTs

Page 26: A Systematic Approach to Power State Table (PST) Debugging by Bhaskar Pal Synopsys.

Sponsored By:

Thank You