1/4-Inch Color CMOS NTSC/PAL Digital Image SOC with Overlay … · 2017-04-26 · ASX340CS:...
Transcript of 1/4-Inch Color CMOS NTSC/PAL Digital Image SOC with Overlay … · 2017-04-26 · ASX340CS:...
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorFeatures
1/4-Inch Color CMOS NTSC/PAL Digital Image SOC with Overlay ProcessorASX340CS Datasheet, Rev. FFor the latest datasheet, please visit www.onsemi.com
Features• Low-power CMOS image sensor with integrated
image flow processor (IFP) and video encoder• 1/4-inch optical format, VGA resolution (640H x
480V)• 2x upscaling zoom and pan control• ±40 additional columns and ±36 additional rows to
compensate for lens alignment tolerances• Option to use single 2.8V power supply with off-chip
bypass transistor• Overlay generator for dynamic bitmap overlay• Integrated video encoder for NTSC/PAL with overlay
capability and 10-bit I-DAC• On-chip image flow processor performs
sophisticated processing, such as color recovery and correction, sharpening, gamma, lens shading correction, on-the-fly defect correction, auto white balancing, and auto exposure
• Auto black-level calibration• 10-bit, on-chip analog-to-digital converter (ADC)• Internal master clock generated by on-chip phase-
locked loop (PLL)• Two-wire serial programming interface• Interface to low-cost EEPROM and Flash through SPI
bus• High-level host command interface• Stand-alone operation support• Comprehensive tool support for overlay generation
and lens correction setup• Development system with DevWare
Applications• Surveillance and video camera• Door bell camera• Internet Protocol (IP) camera
ASX340CS_DS Rev. F Pub. 6/15 EN 1
Key parameters are continued on next page.
See “New Features” on page 3.
See “Ordering Information” on page 3
Table 1: Key Parameters
Parameter Typical Value
Pixel sizeand type
5.6 m x 5.6 m active pinned-photodiode with high-sensitivity mode for low-light conditions
Sensor clear pixels728H x 560V (includes VGA active pixels,demosaic and lens alignment pixels)
NTSC output 720H x 487V
PAL output 720H x 576V
Optical area (clear pixels)
4.077mm x 3.136mm
Optical format ¼-inch
Frame rate 50/60 fields/sec
Sensor scan mode Progressive scan
Color filter array RGB standard Bayer
Chief Ray Angle (CRA)
0°
Shutter type Electronic rolling shutter (ERS)
Automatic Functions
Exposure, white balance, black level offset correction, flicker detection and avoidance, color saturation control, on the-fly defect correction, aperture correction
Programmable Controls
Exposure, white balance, horizontal and vertical blanking, color, sharpness, gamma correction, lens shading correction, horizontal and vertical image flip, zoom, windowing, sampling rates, GPIO control
©Semiconductor Components Industries, LLC 2015,
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorApplications
Table 2: Key Parameters (continued)
Parameter Typical Value
Overlay Support
Utilizes SPI interface to load overlay data from external flash/EEPROM memory with the following features:•Available in Analog output and BT656 Digital output•Overlay Size 360 x 480 pixel rendered into 720 x 480 (NTSC) or 720 x 576 (PAL)•Up to four (4) overlays may be blended simultaneously•Selectable readout: Rotating order user-selected•Dynamic scenes by loading pre-rendered frames from external memory•Palette of 32 colors out of 64,000•8 colors per bitmap•Blend factor dynamically-programmable for smooth transitions•Fast update rate of up to 30 fps•Every bitmap object has independent x/y position•Statistic Engine to calibrate optical alignment•Number Generator
Windowing Programmable to any size
Analog gain range 0.5–16x
ADC 10-bit, on-chip
Output interface Analog composite video out, single-ended or differential; 8-, 10-bit parallel digital output
Output data formats1 Digital: Raw Bayer 8-,10-bit, CCIR656, 565RGB, 555RGB, 444RGB
Data rate
Parallel: 27 MB/s
NTSC: 60 fields/sec
PAL: 50 fields/sec
Control interfaceTwo-wire I/F for register interface plus high-level command exchange. SPI port to interface to external memory to load overlay data, register settings, or firmware extensions.
Input clock for PLL 27 MHz
SPI Clock Frequencies 1.6875 – 18 MHz, programmable
Supply voltage
Analog: 2.8V ±5%
Core: 1.8V ±5% (2.8V±5% power supply with off-chip bypass transistor generates a 1.70 - 1.95Vcore voltage supply, which is acceptable for performance.)
IO: 2.8V ±5%
Power consumption
Analog output only Full resolution at 60 fps: 236 mW
Digital output only Full resolution at 60 fps: 234 mW
Package 63-BGA, 7.5 mm x 7.5 mm, 0.65 mm pin pitch
Ambient temperatureOperating: -30°C to 70°C
Storage: -50°C to +150°C
Dark Current < 200e/s at 60°C with a gain of 1
Fixed pattern noise
Column < 2%
Row < 2%
Responsivity 16.5 V/lux-s at 550 nm
Signal to noise ratio (S/N) 46 dB
Pixel dynamic range 74.8 dB
ASX340CS_DS Rev. F Pub. 6/15 EN 2 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorNew Features
New Features• Automatic 50Hz/60Hz flicker detection • 2x upscaling zoom and pan/tilt control• Independent control of colorburst parameters in the NTSC/PAL encoder• Horizontal field of view adjustment between 700 and 720 pixels on the analog output• Option to use single 2.8V power supply with off-chip bypass transistor• SPI EEPROM support for lower cost system design.
Ordering Information
See the ON Semiconductor Device Nomenclature document (TND310/D) for a full description of the naming convention used for image sensors. For reference documenta-tion, including information on evaluation kits, please visit our web site at www.onsemi.com.
Table 3: Available Part Numbers
Part Number Product Description Orderable Product Attribute Description
ASX340CS2C00SPEAD3-GEVK VGA 1/4" SOC Demo3 Kit
ASX340CS2C00SPEAD-GEVK VGA 1/4" SOC Demo Kit
ASX340CS2C00SPEAH3-GEVB VGA 1/4" SOC Head Board
ASX340CS2C00SPEAH-GEVB VGA 1/4" SOC Head Board
ASX340CS2C00SPED0-DPBR VGA 1/4" SOC Dry Pack with Protective Film, Double Side BBAR Glass
ASX340CS2C00SPED0-DRBR VGA 1/4" SOC Dry Pack without Protective Film, Double Side BBAR Glass
ASX340CS2C00SPED0-TPBR VGA 1/4" SOC Tape & Reel with Protective Film, Double Side BBAR Glass
ASX340CS2C00SPED0-TRBR VGA 1/4" SOC Tape & Reel without Protective Film, Double Side BBAR Glass
ASX340CS2C00SPEDD3-GEVK VGA 1/4" SOC Demo3 Kit
ASX340CS_DS Rev. F Pub. 6/15 EN 3 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS_DS Rev. F Pub. 6/15 EN 4 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorTable of Contents
Table of Contents
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1New Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3Ordering Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7Pin Descriptions and Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10SOC Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14Sensor Pixel Array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16System Configuration and Usage Modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24Multicamera Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25External Signal Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26Slave Two-Wire Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36Overlay Capability. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41Serial Memory Partition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42Overlay Adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43Overlay Character Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44Modes and Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .47Electrical Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60Spectral Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71Package and Die Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73
ASX340CS_DS Rev. F Pub. 6/15 EN 5 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorList of Figures
List of Figures
Figure 1: Internal Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7Figure 2: System Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8Figure 3: Using a Crystal Instead of an External Oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9Figure 4: Sensor Core Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14Figure 5: Pixel Array Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14Figure 6: Image Capture Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15Figure 7: Pixel Color Pattern Detail (top right corner) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16Figure 8: Spatial Illustration of Image Readout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17Figure 9: Color Pipeline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18Figure 10: Color Bars . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19Figure 11: Gamma Correction Curve. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22Figure 12: Multicamera System Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25Figure 13: External Signal Processing Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26Figure 14: Power-Up Sequence – Configuration Options Flow Chart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28Figure 15: Interface Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30Figure 16: Host Command Process Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31Figure 17: Single READ from Random Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38Figure 18: Single Read from Current Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38Figure 19: Sequential READ, Start from Random Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39Figure 20: Sequential READ, Start from Current Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39Figure 21: Single WRITE to Random Location. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39Figure 22: Sequential WRITE, Start at Random Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40Figure 23: Overlay Data Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41Figure 24: Memory Partitioning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42Figure 25: Overlay Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43Figure 26: Internal Block Diagram Overlay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44Figure 27: Example of Character Descriptor 0 Stored in ROM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45Figure 28: Full Character Set for Overlay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46Figure 29: CCIR656 8-Bit Parallel Interface Format for 525/60 (625/50) Video Systems . . . . . . . . . . . . . . . . . . . .47Figure 30: Typical CCIR656 Vertical Blanking Intervals for 525/60 Video System. . . . . . . . . . . . . . . . . . . . . . . . . .48Figure 31: Typical CCIR656 Vertical Blanking Intervals for 625/50 Video System. . . . . . . . . . . . . . . . . . . . . . . . . .49Figure 32: Primary Clock Relationships . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50Figure 33: Typical I/O Equivalent Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52Figure 34: NTSC Block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53Figure 35: Serial Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53Figure 36: Digital Output I/O Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54Figure 37: Slew Rate Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55Figure 38: Configuration Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56Figure 39: Power Up Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57Figure 40: Power Down Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58Figure 41: FRAME_SYNC to FRAME_VALID/LINE_VALID. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58Figure 42: Reset to SPI Access Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59Figure 43: Reset to Serial Access Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59Figure 44: Reset to AE/AWB Image . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59Figure 45: SPI Output Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60Figure 46: Video Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66Figure 47: Equivalent Pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67Figure 48: V Pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68Figure 49: Two-Wire Serial Bus Timing Parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69Figure 50: Quantum Efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71Figure 51: 63-Ball iBGA Package Outline Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72
ASX340CS_DS Rev. F Pub. 6/15 EN 6 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorList of Tables
List of Tables
Table 1: Key Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1Table 2: Key Parameters (continued). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2Table 3: Available Part Numbers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3Table 4: Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10Table 5: Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12Table 6: Reset/Default State of Interfaces. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12Table 7: EIA Color Bars (NTSC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19Table 8: EBU Color Bars (PAL). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19Table 9: NTSC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19Table 10: PAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20Table 11: YCbCr Output Data Ordering. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23Table 12: RGB Ordering in Default Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23Table 13: 2-Byte Bayer Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23Table 14: System Manager Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33Table 15: Overlay Host Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33Table 16: GPIO Host Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34Table 17: Flash Manager Host Commands. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34Table 18: Sequencer Host Commands. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34Table 19: Patch Loader Host Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34Table 20: Miscellaneous Host Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34Table 21: Calibration Stats Host Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35Table 22: Two-Wire Interface ID Address Switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36Table 23: Transfer Time Estimate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42Table 24: Character Generator Details. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46Table 25: Field, Vertical Blanking, EAV, and SAV States 525/60 Video System . . . . . . . . . . . . . . . . . . . . . . . . . . . .48Table 26: Field, Vertical Blanking, EAV, and SAV States for 625/50 Video System . . . . . . . . . . . . . . . . . . . . . . . . .49Table 27: Output Data Ordering in DOUT RGB Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51Table 28: Output Data Ordering in Sensor Stand-Alone Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51Table 29: Parallel Digital Output I/O Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54Table 30: Slew Rate for PIXCLK and DOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55Table 31: Configuration Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56Table 32: Power Up Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57Table 33: Power Down Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58Table 34: FRAME_SYNC to FRAME_VALID/LINE_VALID Parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58Table 35: RESET_BAR Delay Parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59Table 36: SPI Data Setup and Hold Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60Table 37: Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61Table 38: Electrical Characteristics and Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61Table 39: Video DAC Electrical Characteristics–Single-Ended Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .62Table 40: Video DAC Electrical Characteristics–Differential Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .62Table 41: Digital I/O Parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63Table 42: Power Consumption – Condition 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64Table 43: Power Consumption – Condition 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64Table 44: NTSC Signal Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65Table 45: Video Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66Table 46: Equivalent Pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67Table 47: V Pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68Table 48: Two-Wire Serial Bus Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorGeneral Description
General DescriptionThe ON Semiconductor ASX340CS is a VGA-format, single-chip CMOS active-pixel digital image sensor for surveillance, door bell, and IP camera applications. It captures high-quality color images at VGA resolution and outputs NTSC or PAL interlaced composite video.
The VGA CMOS image sensor features ON Semiconductor’s breakthrough low-noise imaging technology that achieves superior image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, low power, and inte-gration advantages of ON Semiconductor's advanced active pixel CMOS process tech-nology.
The ASX340CS is a complete camera-on-a-chip. It incorporates sophisticated camera functions on-chip and is programmable through a simple two-wire serial interface or by an attached SPI EEPROM or Flash memory that contains setup information that may be loaded automatically at startup.
The ASX340CS performs sophisticated processing functions including color recovery, color correction, sharpening, programmable gamma correction, auto black reference clamping, auto exposure, 50Hz/60Hz flicker detection and avoidance, lens shading correction, auto white balance (AWB), and on-the-fly defect identification and correc-tion.
The ASX340CS outputs interlaced-scan images at 60 or 50 Fields per second, supporting both NTSC and PAL video formats. The image data can be output on one or two output ports:• Composite analog video (single-ended and differential output support)• Parallel 8-, 10-bit digital
Architecture
Internal Block Diagram
Figure 1: Internal Block Diagram
Image Flow Processor
Color & Gamma CorrectionColor Space Conversion
Edge Enhancement
Camera ControlAWB
AE
¼” VGA ROI @ 60 frames per sec.
640 x 480 Active Array
SPI & 2W I/F Interface
SPI
4 2
10
2. 8V 1 .8 VTwo-Wire I/F
OverlayGraphics
Generation
VideoEncoderDAC
8
NTSC /PAL
BT -656
ASX340CS_DS Rev. F Pub. 6/15 EN 7 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorArchitecture
System Block Diagram
The system block diagram will depend on the application. The system block diagram in Figure 2 shows all components; optional peripheral components are highlighted. Control information will be received by a microcontroller through the automotive bus to communicate with the ASX340CS through its two-wire serial bus. Optional components will vary by application.
Figure 2: System Block Diagram
SPISerial Data
EEPROM/Flash1KB - 16MB
LP Filter
27 MHz
DAC _POS
μC 2WIRE I/F
Composite Video PAL /NTSC
EXTCLK
System Bus
4.7kΩDAC_REF
DAC _NEG
Optional
XTAL
75Ω
RESET_BAR
FRAME _SYNC
PIXCLK
FRAME_VALID
LINE_VALID
CCIR 656/GPODOUT_LSB0, 1
DOUT[7:0]
VDD (1.8V )VAA (2.8V)
VAA _PIX (2.8V)
2.8V VDD_IO (2.8V).
VDD_PLL (2.8V).
VDD_DAC (2.8V)
VREG_BASE
ASX340CS_DS Rev. F Pub. 6/15 EN 8 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorArchitecture
Crystal Usage
As an alternative to using an external oscillator, a fundamental 27 MHz crystal may be connected between EXTCLK and XTAL. Two small loading capacitors of 10–22 pF of NPO dielectric should be added as shown in Figure 3.
ON Semiconductor does not recommend using the crystal option for applications above 85°C. A crystal oscillator with temperature compensation is recommended.
Figure 3: Using a Crystal Instead of an External Oscillator
Note: Value of load cap is Xtal-dependent. Xtal with small load cap is recommended.
EXTCLK
XTAL
18pF -NPO
27.000 MHz
Sensor
18pF -NPO
ASX340CS_DS Rev. F Pub. 6/15 EN 9 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorPin Descriptions and Assignments
Pin Descriptions and Assignments
Table 1: Pin Descriptions
Pin Number Pin Name Type Description
Clock and Reset
A2 EXTCLK Input Master input clock (27MHz): This can either be a square-wave generated from an oscillator (in which case the XTAL input must be left unconnected) or connected directly to a crystal.
B1 XTAL Output If EXTCLK is connected to one pin of a crystal, this signal is connected to the other pin; otherwise this signal must be left unconnected.
D2 RESET_BAR Input Asynchronous active-low reset: When asserted, the device will return all interfaces to their reset state. When released, the device will initiate the boot sequence. This signal has an internal pull-up resistor.
E1 FRAME_SYNC Input This input can be used to set the output timing of the ASX340CS to a fixed point in the frame.The input buffer associated with this input is permanently enabled. This signal must be connected to GND if not used.
Register Interface
F1 SCLK Input These two signals implement serial communications protocol for access to the internal registers and variables.F2 SDATA Input/Output
E2 SADDR Input This signal controls the device ID that will respond to serial communication commands.Two-wire serial interface device ID selection:0: 0x901: 0xBA
SPI Interface
D4 SPI_SCLK Output Clock output for interfacing to an external SPI memory such as Flash/EEPROM. Tri-state when RESET_BAR is asserted.
E4 SPI_SDI Input Data in from SPI device. This signal has an internal pull-up resistor.
H3 SPI_SDO Output Data out to SPI device. Tri-state when RESET_BAR is asserted.
H2 SPI_CS_N Output Chip selects to SPI device. Tri-state when RESET_BAR is asserted.
(Parallel) Pixel Data Output
F7 FRAME_VALID Input/Output Pixel data from the ASX340CS can be routed out on this interface and processed externally. To save power, these signals are driven to a constant logic level unless the parallel pixel data output or alternate (GPIO) function is enabled for these pins.This interface is disabled by default.The slew rate of these outputs is programmable.These signals can also be used as general purpose input/outputs.
G7 LINE_VALID Input/Output
E6 PIXCLK Output
F8, D6, D7, C6, C7, B6,
B7, A6
DOUT[7:0] Output
B3 DOUT_LSB1 Input/Output When the sensor core is running in bypass mode, it will generate 10 bits of output data per pixel. These two pins make the two LSB of pixel data available externally. Leave DOUT_LSB1 unconnected if not used. To save power, these signals are driven to a constant logic level unless the sensor core is running in bypass mode or the alternate function is enabled for these pins.The slew rate of these outputs is programmable.
C2 DOUT_LSB0 Input/Output
ASX340CS_DS Rev. F Pub. 6/15 EN 10 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorPin Descriptions and Assignments
Composite Video Output
F5 DAC_POS Output Positive video DAC output in differential mode.Video DAC output in single-ended mode. This interface is enabled by default using NTSC/PAL signalling. For applications where composite video output is not required, the video DAC can be placed in a power-down state under software control.
G5 DAC_NEG Output Negative video DAC output in differential mode.
A4 DAC_REF Output External reference resistor for the video DAC.
Manufacturing Test Interface
D3 TDI Input JTAG Test pin (Reserved for Test Mode)
G2 TDO Output JTAG Test pin (Reserved for Test Mode)
F3 TMS Input JTAG Test pin (Reserved for Test Mode)
C3 TCK Input JTAG Test pin (Reserved for Test Mode)
C4 TRST_N Input Connect to GND.
G6 ATEST1 Input Analog test input. Connect to GND in normal operation.
F6 ATEST2 Input Analog test input. Connect to GND in normal operation.
GPIO
C1 GPIO12 Input/Output Dedicated general-purpose input/output pin.
A3 GPIO13 Input/Output Dedicated general-purpose input/output pin.
Power
G4 VREG_BASE Supply Voltage regulator control. Leave floating if not used.
A5, A7, D8, E7, G1, G3
VDD Supply Supply for VDD core: 1.8V nominal. Can be connected to the output of the transistor of the off-chip bypass transistor or an external 1.8V power supply.
B2, B8, C8, E3, E8, G8,
H8
VDD_IO SupplySupply for digital IOs: 2.8V nominal.
H5 VDD_DAC Supply Supply for video DAC: 2.8V nominal.
A8 VDD_PLL Supply Supply for PLL: 2.8V nominal.
B4, H6 VAA Supply Analog power: 2.8V nominal.
H7 VAA_PIX Supply Analog pixel array power: 2.8V nominal. Must be at same voltage potential as VAA.
H4 Reserved Leave floating for normal operation.
B5, C5, D1, D5, H1
DGND Supply Digital ground.
E5, F4 AGND Supply Analog ground.
Table 1: Pin Descriptions (continued)
Pin Number Pin Name Type Description
ASX340CS_DS Rev. F Pub. 6/15 EN 11 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorPin Descriptions and Assignments
Pin Assignments
Pin 1 is not populated with a ball. That allows the device to be identified by an additional marking.
Table 2: Pin Assignments
1 2 3 4 5 6 7 8
A EXTCLK GPIO13 DAC_REF VDD DOUT0 VDD VDD_PLL
B XTAL VDD_IO DOUT_LSB1 VAA GND DOUT2 DOUT1 VDD_IO
C GPIO12 DOUT_LSB0 TCK TRST_N GND DOUT4 DOUT3 VDD_IO
D GND RESET_BAR TDI SPI_SCLK GND DOUT6 DOUT5 VDD
E FRAME_SYNC SADDR VDD_IO SPI_SDI AGND PIXCLK VDD VDD_IO
F SCLK SDATA TMS AGND DAC_POS ATEST2 FRAME_VALID DOUT7
G VDD TDO VDD VREG_BASE DAC_NEG ATEST1 LINE_VALID VDD_IO
H GND SPI_CS_N SPI_SDO Reserved VDD_DAC VAA VAA_PIX VDD_IO
Table 3: Reset/Default State of Interfaces
Name Reset State Default State Notes
EXTCLK Clock running or stopped Clock running Input
XTAL N/A N/A Input
RESET_BAR Asserted De-asserted Input
SCLK N/A N/A Input. Must always be driven to high viaa pull-up resistor in the range of 1.5 to 4.7 k.
SDATA High impedance High impedance Input/Output. Must always be driven to high viaa pull-up resistor in the range of 1.5 to 4.7 k.
SADDR N/A N/A Input. Must be permanently tied to VDD_IO or GND.
SPI_SCLK High impedance. Driven, logic 0 Output. Output enable is R0x0032[13].
SPI_SDI Internal pull-up enabled. Internal pull-up enabled Input. Internal pull-up is permanently enabled.
SPI_SDO High impedance Driven, logic 0 Output enable is R0x0032[13].
SPI_CS_N High impedance Driven, logic 1 Output enable is R0x0032[13].
FRAME_VALID High impedance High impedance Input/Output. This interface disabled by default. Input buffers (used for GPIO function) powered down by default, so these pins can be left unconnected (floating). After reset, these pins are powered up, sampled, then powered down again as part of the auto-configuration mechanism. See Note 2.
LINE_VALID
ASX340CS_DS Rev. F Pub. 6/15 EN 12 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorPin Descriptions and Assignments
Notes: 1. The reason for defining the default state as logic 0 rather than high impedance is this: when wired in a system (for example, on ON Semiconductor’s demo boards), these outputs will be connected, and the inputs to which they are connected will want to see a valid logic level. No current drain should result from driving these to a valid logic level (unless there is a pull-up at the system level).
2. These pads have their input circuitry powered down, but they are not output-enabled. Therefore, they can be left floating but they will not drive a valid logic level to an attached device.
PIXCLK High impedance Driven, logic 0
Output. This interface disabled by default. See Note 1.
DOUT7
DOUT6
DOUT5
DOUT4
DOUT3
DOUT2
DOUT1
DOUT0
DOUT_LSB1 High impedance High impedance Input/Output. This interface disabled by default. Input buffers (used for GPIO function) powered down by default, so these pins can be left unconnected (floating). After reset, these pins are powered-up, sampled, then powered down again as part of the auto-configuration mechanism.
DOUT_LSB0 High impedance HIgh impedance
DAC_POS High impedance Driven Output. Interface disabled by hardware reset and enabled by default when the device starts streaming.
DAC_NEG
DAC_REF
TDI Internal pull-up enabled Internal pull-up enabled Input. Internal pull-up means that this pin can be left unconnected (floating).
TDO High impedance High impedance Output. Driven only during appropriate parts of the JTAG shifter sequence.
TMS Internal pull-up enabled Internal pull-up enabled Input. Internal pull-up means that this pin can be left unconnected (floating).
TCK Internal pull-up enabled Internal pull-up enabled Input. Internal pull-up means that this pin can be left unconnected (floating).
TRST_N N/A N/A Input. Must always be driven to a valid logic level. Must be driven to GND for normal operation.
FRAME_SYNC N/A N/A Input. Must always be driven to a valid logic level. Must be driven to GND if not used.
GPIO12 High impedance High impedance Input/Output. This interface disabled by default. Input buffers (used for GPIO function) powered down by default, so these pins can be left unconnected (floating).
GPIO13 High impedance High impedance Input/Output. This interface disabled by default. Input buffers (used for GPIO function) powered down by default, so these pins can be left unconnected (floating).
ATEST1 N/A N/A Must be driven to GND for normal operation.
ATEST2 N/A N/A Must be driven to GND for normal operation.
Table 3: Reset/Default State of Interfaces (continued)
Name Reset State Default State Notes
ASX340CS_DS Rev. F Pub. 6/15 EN 13 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSOC Description
SOC Description
Detailed Architecture Overview
Sensor Core
The sensor consists of a pixel array, an analog readout chain, a 10-bit ADC with programmable gain and black offset, and timing and control as illustrated in Figure 4.
Figure 4: Sensor Core Block Diagram
Pixel Array Structure
The sensor core pixel array is configured as 792 columns by 560 rows, as shown in Figure 5.
Figure 5: Pixel Array Description
Black rows used internally for automatic black level adjustment are not addressed by default, but can be read out in raw output mode through a register setting.
There are 728 columns by 560 rows of optically-active pixels (that is, clear pixels) that include a pixel boundary around the VGA (640 x 480) image to avoid boundary effects during color interpolation and correction. Among the 728 columns by 560 rows of clear
Communication Bus
to IFP
10-Bit Data to IFP
Sync Signals
Clock
Control Register
Analog Processing
Active Pixel Sensor (APS)
Array Timing and Control
ADC
demosaic rows
bla
ck c
olu
mn
s
demosaic rows
dem
osa
ic c
olu
mn
s
dem
osa
ic c
olu
mn
s
Active pixel array640 x 480
(not to scale)
Pixel logical address = (791, 559)
Pixel logical address = (0, 0)lens alignment rows
lens alignment rows
len
s a
lig
nm
ent
colu
mn
s
len
s a
lig
nm
ent
colu
mn
s
(64, 0)(104, 36)
(751, 523)
ASX340CS_DS Rev. F Pub. 6/15 EN 14 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSOC Description
pixels, there are 36 lens alignment rows on the top and bottom, and 40 lens alignment columns on the left and right; and there are 4 demosaic rows and 4 demosaic columns on each side.
Figure 6 illustrates the process of capturing the image. The original scene is flipped and mirrored by the sensor optics. Sensor readout starts at the lower right corner. The image is presented in true orientation by the output display.
Figure 6: Image Capture Example
SCENE(Front view)
OPTICS
IMAGE CAPTURE
IMAGE RENDERING
Start Readout
Row by Row
IMAGE SENSOR(Rear view)
Start Rasterization
Process of Image G
athering and Image D
isplay
DISPLAY(Front view)
ASX340CS_DS Rev. F Pub. 6/15 EN 15 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
Sensor Pixel ArrayThe active pixel array is 640 x 480 pixels. In addition, there are 72 rows and 80 columns for lens alignment and 8 rows and 8 columns for demosaic.
Figure 7: Pixel Color Pattern Detail (top right corner)
Output Data Format
The sensor core image data are read out in progressive scan order. Valid image data are surrounded by horizontal and vertical blanking, shown in Figure 8.
For NTSC output, the horizontal size is stretched from 640 to 720 pixels. The vertical size is 243 pixels per field; 240 image pixels and 3 dark pixels that are located at the bottom of the image field.
For PAL output, the horizontal size is also stretched from 640 to 720 pixels. The vertical size is 288 pixels per field.
Black Pixels
Column Readout Direction
...
...
RowReadoutDirection
R
G
R
G
B
G
First Lens AlignmentPixel(64, 0)
R
G
R
G
B
G
R
G
R
G
B
G
G
B
G
G
R
G
B
G
B
G
R
G
B
G
B
G
R
G
B
G
B
B
G
B
ASX340CS_DS Rev. F Pub. 6/15 EN 16 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
Figure 8: Spatial Illustration of Image Readout
P0,0 P0,1 P0,2.....................................P0,n-1 P0,nP2,0 P2,1 P2,2.....................................P2,n-1 P2,n
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
Pm-2,0 Pm-2,1.....................................Pm-2,n-1 Pm-2,nPm,0 Pm,1.....................................Pm,n-1 Pm,n
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
00 00 00 ..................................... 00 00 0000 00 00 ..................................... 00 00 00
00 00 00 ..................................... 00 00 0000 00 00 ..................................... 00 00 00
Valid Image Odd Field HorizontalBlanking
Vertical Even Blanking Vertical/HorizontalBlanking
P1,0 P1,1 P1,2.....................................P1,n-1 P1,nP3,0 P3,1 P3,2.....................................P3,n-1 P3,n
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
Pm-1,0 Pm-1,1.....................................Pm-1,n-1 Pm-1,nPm+1,0 Pm+1,1..................................Pm+1,n-1 Pm+1,n
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
00 00 00 .................. 00 00 0000 00 00 .................. 00 00 00
00 00 00 ..................................... 00 00 0000 00 00 ..................................... 00 00 00
00 00 00 ..................................... 00 00 0000 00 00 ..................................... 00 00 00
Valid Image Even Field HorizontalBlanking
Vertical Odd Blanking Vertical/HorizontalBlanking
ASX340CS_DS Rev. F Pub. 6/15 EN 17 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
Image Flow Processor
Image and color processing in the ASX340CS are implemented as an image flow processor (IFP) coded in hardware logic. During normal operation, the embedded microcontroller will automatically adjust the operation parameters. The IFP is broken down into different sections, as outlined in Figure 9.
Figure 9: Color Pipeline
Test PatternGenerator
BlackLevel
Subtraction
Color Correction
ApertureCorrection
GammaCorrection
(12-to-8 Lookup)
StatisticsEngine
Color Kill
Output FormattingYUV to RGB
Raw Data
10/12-Bit RGB
RAW 10
8-bit RGB
8-bit YUV
Parallel Output
OutputInterface
RGB to YUV
Digital Gain ControlLens Shading
Correction
Defect Correction,Noise Reduction,Color Interpolation
MUX
IFP
Parallel Output Mux
Pixel ArrayADC
Analog Output Mux
NTSC/PAL
Overlay Control
ASX340CS_DS Rev. F Pub. 6/15 EN 18 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
Test Patterns
During normal operation of the ASX340CS, a stream of raw image data from the sensor core is continuously fed into the color pipeline. For test purposes, this stream can be replaced with a fixed image generated by a special test module in the pipeline. The module provides a selection of test patterns sufficient for basic testing of the pipeline.
NTSC/PAL Test Pattern Generation
There is a built-in standard EIA (NTSC) and EBU (PAL) color bars to support hue and color saturation characterization. Each pattern consists of seven color bars (white, yellow, cyan, green, magenta, red, and blue). The Y, Cb and Cr values for each bar are detailed in Tables 4 and 5.
Figure 10: Color Bars
CCIR-656 Format
The color bar data is encoded in 656 data streams. The duration of the blanking and active video periods of the generated 656 data are summarized in Tables 6 and 7.
Table 4: EIA Color Bars (NTSC)
Nominal Range White Yellow Cyan Green Magenta Red Blue
Y 16 to 235 180 162 131 112 84 65 35
Cb 16 to 240 128 44 156 72 184 100 212
Cr 16 to 240 128 142 44 58 198 212 114
Table 5: EBU Color Bars (PAL)
Nominal Range White Yellow Cyan Green Magenta Red Blue
Y 16 to 235 235 162 131 112 84 65 35
Cb 16 to 240 128 44 156 72 184 100 212
Cr 16 to 240 128 142 44 58 198 212 114
Table 6: NTSC
Line Numbers Field Description
1-3 2 Blanking
4-19 1 Blanking
ASX340CS_DS Rev. F Pub. 6/15 EN 19 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
Black Level Subtraction and Digital Gain
Image stream processing starts with black level subtraction and multiplication of all pixel values by a programmable digital gain. Both operations can be independently set to separate values for each color channel (R, Gr., Gb, B). Independent color channel digital gain can be adjusted with registers. Independent color channel black level adjust-ments can also be made. If the black level subtraction produces a negative result for a particular pixel, the value of this pixel is set to 0.
Positional Gain Adjustments (PGA)
Lenses tend to produce images whose brightness is significantly attenuated near the edges. There are also other factors causing fixed pattern signal gradients in images captured by image sensors. The cumulative result of all these factors is known as image shading. The ASX340CS has an embedded shading correction module that can be programmed to counter the shading effects on each individual R, Gb, Gr., and B color signal.
The Correction Function
The correction functions can then be applied to each pixel value to equalize the response across the image as follows:
(EQ 1)
where P is the pixel values and f is the color dependent correction functions for each color channel.
20-263 1 Active video
264-265 1 Blanking
266-282 2 Blanking
283-525 2 Active Video
Table 7: PAL
Line Numbers Field Description
1-22 1 Blanking
23-310 1 Active video
311-312 1 Blanking
313-335 2 Blanking
336-623 2 Active video
624-625 2 Blanking
Table 6: NTSC (continued)
Line Numbers Field Description
Pcorrected(row,col)=Psensor(row,col)*f(row,col)
ASX340CS_DS Rev. F Pub. 6/15 EN 20 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
Color Interpolation
In the raw data stream fed by the sensor core to the IFP, each pixel is represented by a 10-bit integer number, which can be considered proportional to the pixel's response to a one-color light stimulus, red, green, or blue, depending on the pixel's position under the color filter array. Initial data processing steps, up to and including the defect correction, preserve the one-color-per-pixel nature of the data stream, but after the defect correc-tion it must be converted to a three-colors-per-pixel stream appropriate for standard color processing. The conversion is done by an edge-sensitive color interpolation module. The module pads the incomplete color information available for each pixel with information extracted from an appropriate set of neighboring pixels. The algorithm used to select this set and extract the information seeks the best compromise between preserving edges and filtering out high frequency noise in flat field areas. The edge threshold can be set through register settings.
Color Correction and Aperture Correction
To achieve good color fidelity of the IFP output, interpolated RGB values of all pixels are subjected to color correction. The IFP multiplies each vector of three pixel colors by a 3 x 3 color correction matrix. The three components of the resulting color vector are all sums of three 10-bit numbers. Since such sums can have up to 12 significant bits, the bit width of the image data stream is widened to 12 bits per color (36 bits per pixel). The color correction matrix can be either programmed by the user or automatically selected by the auto white balance (AWB) algorithm implemented in the IFP. Color correction should ideally produce output colors that are corrected for the spectral sensitivity and color crosstalk characteristics of the image sensor. The optimal values of the color correction matrix elements depend on those sensor characteristics and on the spectrum of light incident on the sensor. The color correction variables can be adjusted through register settings.
To increase image sharpness, a programmable 2D aperture correction (sharpening filter) is applied to color-corrected image data. The gain and threshold for 2D correction can be defined through register settings.
ASX340CS_DS Rev. F Pub. 6/15 EN 21 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
Gamma Correction
The ASX340CS includes a block for gamma correction that can adjust its shape based on brightness to enhance the performance under certain lighting conditions. Two custom gamma correction tables may be uploaded corresponding to a brighter lighting condi-tion and a darker lighting condition. At power-up, the IFP loads the two tables with default values. The final gamma correction table used depends on the brightness of the scene and takes the form of an interpolated version of the two tables.
The gamma correction curve (as shown in Figure 11) is implemented as a piecewise linear function with 19 knee points, taking 12-bit arguments and mapping them to 8-bit output. The abscissas of the knee points are fixed at 0, 64, 128, 256, 512, 768, 1024, 1280, 1536, 1792, 2048, 2304, 2560, 2816, 3072, 3328, 3584, 3840, and 4096. The 8-bit ordinates are programmable through registers.
Figure 11: Gamma Correction Curve
RGB to YUV Conversion
For further processing, the data is converted from RGB color space to YUV color space.
Color Kill
To remove high-or low-light color artifacts, a color kill circuit is included. It affects only pixels whose luminance exceeds a certain preprogrammed threshold. The U and V values of those pixels are attenuated proportionally to the difference between their lumi-nance and the threshold.
YUV Color Filter
As an optional processing step, noise suppression by one-dimensional low-pass filtering of Y and/or UV signals is possible. A 3- or 5-tap filter can be selected for each signal.
ASX340CS_DS Rev. F Pub. 6/15 EN 22 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSensor Pixel Array
YUV-to-RGB/YUV Conversion and Output Formatting
The YUV data stream emerging from the colorpipe can either exit the color pipeline as-is or be converted before exit to an alternative YUV or RGB data format.
Output Format and Timing
YUV/RGB Data Ordering
The ASX340CS supports swapping YCbCr mode, as illustrated in Table 8.
The RGB output data ordering in default mode is shown in Table 9. The odd and even bytes are swapped when luma/chroma swap is enabled. R and B channels are bit-wise swapped when chroma swap is enabled.
Uncompressed 10-Bit Bypass Output
Raw 10-bit Bayer data from the sensor core can be output in bypass mode in two ways:• Using 8 data output signals (DOUT[7:0]) and GPIO[1:0]. The GPIO signals are the least
significant 2 bits of data.• Using only 8 signals (DOUT[7:0]) and a special 8 + 2 data format, shown in Table 10.
Readout Formats
Progressive format is used for raw Bayer output.
Table 8: YCbCr Output Data Ordering
Mode Data Sequence
Default (no swap) Cbi Yi Cri Yi+1
Swapped CbCr Cri Yi Cbi Yi+1
Swapped YC Yi Cbi Yi+1 Cri
Swapped CbCr, YC Yi Cri Yi+1 Cbi
Table 9: RGB Ordering in Default Mode
Mode (Swap Disabled) Byte D7D6D5D4D3D2D1D0
565RGB Odd R7R6R5R4R3G7G6G5
Even G4G3G2B7B6B5B4B3
555RGB Odd 0 R7R6R5R4R3G7G6
Even G5G4G3B7B6B5B4B3
444xRGB Odd R7R6R5R4G7G6G5G4
Even B7B6B5B4 0 0 0 0
x444RGB Odd 0 0 0 0 R7R6R5R4
Even G7G6G5G4B7B6B5B4
Table 10: 2-Byte Bayer Format
Byte Bits Used Bit Sequence
Odd bytes 8 data bits D9D8D7D6D5D4D3D2
Even bytes 2 data bits + 6 unused bits 0 0 0 0 0 0 D1D0
ASX340CS_DS Rev. F Pub. 6/15 EN 23 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSystem Configuration and Usage Modes
Output Formats
ITU-R BT.656 and RGB Output
TheASX340CS can output processed video as a standard ITU-R BT.656 (CCIR656) stream, an RGB stream, or as unprocessed Bayer data. The ITU-R BT.656 stream contains YCbCr 4:2:2 data with embedded synchronization codes. This output is typically suitable for subsequent display by standard video equipment or JPEG/MPEG compression.
Colorpipe data (pre-lens correction and overlay) can also be output in YCbCr 4:2:2 and a variety of RGB formats in 640 by 480 progressive format in conjunction with LINE_VALID and FRAME_VALID.
The ASX340CS can be configured to output 16-bit RGB (565RGB), 15-bit RGB (555RGB), and two types of 12-bit RGB (444RGB). Refer to Table 24 and Table 25 on page 45 for details.
Bayer Output
Unprocessed Bayer data are generated when bypassing the IFP completely—that is, by simply outputting the sensor Bayer stream as usual, using FRAME_VALID, LINE_VALID, and PIXCLK to time the data. This mode is called sensor bypass mode.
Output Ports
Composite Video Output
The composite video output DAC is external-resistor-programmable and supports both single-ended and differential output. The DAC is driven by the on-chip video encoder output.
Parallel Output
Parallel output uses either 8-bit or 10-bit output. Eight-bit output is used for ITU-R BT.656 and RGB output. Ten-bit output is used for raw Bayer output.
Zoom Support
The ASX340CS supports zoom x1 and x2 modes, in interlaced and progressive scan modes. The progressive support is limited to the VGA at either 60 fps or 50 fps.
In the zoom x2 modes, the sensor is configured for QVGA (320 x 240), and the zoom x2 window can be configured to pan around the VGA window.
FOV Stretch Support
The ASX340CS supports the ability to control the active 'width' of the TV output line, between 692 and 720 pixels. The hardware supports two margins, each a maximum of 14 pixels width, and has to be an even number of pixels.
System Configuration and Usage ModesHow a camera based on the ASX340CS will be configured depends on what features are used. There are essentially three configuration modes for ASX340CS: Auto-Config Mode, Flash-Config Mode, and Host-Config Mode. Refer to System Configuration and Usage Modes in the Developer Guide document for details.
ASX340CS_DS Rev. F Pub. 6/15 EN 24 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorMulticamera Support
Multicamera SupportTwo or more ASX340CS sensors may be synchronized to a frame by asserting the FRAME_SYNC signal. At that point, the sensor and video encoder will reset without affecting any register settings. The ASX340CS may be triggered to be synchronized with another ASX340CS or an external event.
Figure 12: Multicamera System Block Diagram
Decoder/DSP
Camera 1
Camera 2
CVBS
CVBS
System BusμC
ASX340
ASX340
F_SYNC
OSC
Dual Camera
1
F_SYNC
ASX340CS_DS Rev. F Pub. 6/15 EN 25 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
External Signal ProcessingAn external signal processor can take data from ITU656 or raw Bayer output format and post-process or compress the data in various formats.
Figure 13: External Signal Processing Block Diagram
SPISerial
EEPROM/Flash1KB to 16MB
27 MHz
VIDEO_P
CVBSPAL/NTSC
EXTCLK
VIDEO_N
DOUT [7:0]PIXCLK
Signal processor
ASX340CS_DS Rev. F Pub. 6/15 EN 26 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Device Configuration
After power is applied and the device is out of reset by de-asserting the RESET_BAR pin, it will enter a boot sequence to configure its operating mode. There are essentially three three configuration modes: Flash/EEPROM Config, Auto Config, and Host Config. Figure 14: “Power-Up Sequence – Configuration Options Flow Chart,” on page 22 contains more details on the configuration options.
The SOC firmware supports a System Configuration phase at start-up. This consists of five modes of execution:1. Flash Detection2. Flash-Config3. Auto-Config4. Host-Config5. Change-Config (commences streaming - completes the System Configuration mode).
The System Configuration phase is entered immediately after the firmware initializes following SOC power-up or reset. By default, the firmware first enters the Flash Detec-tion mode.
The Flash Detection mode attempts to detect the presence of an SPI Flash or EEPROM device:• If no device is detected, the firmware then samples the SPI_SDI pin state to determine
the next mode:– If SPI_SDI == 0 then it enters the Host-Config mode.– If SPI_SDI == 1 then it enters the Auto-Config mode.
• If a device is detected, the firmware switches to the Flash-Config mode.
In the Flash-Config phase, the firmware interrogates the device to determine if it contains valid configuration records:• If no records are detected, then the firmware enters the Auto-Config mode.• If records are detected, the firmware processes them. By default, when all Flash
records are processed the firmware switches to the Host-Config mode. However, the records encoded into the Flash can optionally be used to instruct the firmware to proceed to one of the other mode (auto-config/change-config).
The Auto-Config mode uses the FRAME_VALID, LINE_VALUE, DOUTT_LSB0 and DOUT-T_LSB1 pins to configure the operation of the device, such as video format and pedestal (refer to the Developer Guide for more details). After Auto-Config completes the firm-ware switches to the Change-Config mode.
In the Host-Config mode, the firmware performs no configuration, and remains idle waiting for configuration and commands from the host. The System Configuration phase is effectively complete and the SOC will take no actions until the host issues commands.
In the Change-Config mode, the firmware performs a 'Change-Config' operation. This applies the current configuration settings to the SOC, and commences streaming. This completes the System Configuration phase.
ASX340CS_DS Rev. F Pub. 6/15 EN 27 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Power Sequence
In power-up, the core voltage (1.8V) must trail the IO (2.8V) by a positive number. All 2.8V rails can be turned on at the same time or follow the power-up sequence in Figure 39: “Power Up Sequence,” on page 51.
In power down, the sequence is reversed. The core voltage (1.8V) must be turned off before any 2.8V. Refer to Figure 40: “Power Down Sequence,” on page 52 for details.
Figure 14: Power-Up Sequence – Configuration Options Flow Chart
DOUT_LSB 0
Power Up/ RESET
Auto Configuration:
FRAME_VALIDLINE_VALID
SPI _SDI = 0?
Wait for Host Command
Wait for Host Command
Parse EEPROM/Flash
Content
Wait for Host Command
yes
noDisable Auto-Config
Host Config
DOUT_LSB 1
EEPROM/Flash contents valid?
EEPROM/Flashdevice present?
no
Change Config
(default)
:(optional)Auto-ConfigChange-Config
Auto-Config
Change-Config
no
yes
ASX340CS_DS Rev. F Pub. 6/15 EN 28 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Supported NVM Devices
The ASX340CS supports a variety of SPI NVM devices. Refer to Flash/EEPROM Program-ming section in Developer Guide document for details.
ASX340CS_DS Rev. F Pub. 6/15 EN 29 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Host Command Interface
ON Semiconductor’s sensors and SOCs contain numerous registers that are accessed through a two-wire interface with speeds up to 400 kHz.
The ASX340CS in addition to writing or reading straight to/from registers or firmware variables, has a mechanism to write higher level commands, the Host Command Inter-face (HCI). Once a command has been written through the HCI, it will be executed by on chip firmware and the results are reported back. In general, registers shall not be accessed with the exception of registers that are marked for “User Access.”
EEPROM or Flash memory is also available to store commands for later execution. Under DMA control, a command is written into the SOC and executed.
For a complete spec on host commands, refer to the ASX340CS Host Command Interface Specification.
Figure 15: Interface Structure
Host Command to FW Response from FW
15 0bit
10
command registerAddr 0x40
Addr 0xFC00
Addr 0xFC0E
Addr 0xFC02
Addr 0xFC04
Addr 0xFC06
Addr 0xFC08
Addr 0xFC0A
Addr 0xFC0C
14
door bell
15 0bit
Parameter 0
Parameter 7
cmd_handler_params_pool_0
cmd_handler_params_pool_1
cmd_handler_params_pool_2
cmd_handler_params_pool_3
cmd_handler_params_pool_4
cmd_handler_params_pool_5
cmd_handler_params_pool_6
cmd_handler_params_pool_7
ASX340CS_DS Rev. F Pub. 6/15 EN 30 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Host Command Process Flow
Figure 16: Host Command Process Flow
R e a d C o mma n dre g ister
D o o rb e ll b it cle a r ?
N o
C o mma n d h a s p a ra me te rs?
Ye s
Write p a ra me te rs to
Pa ra me te r Po o l
Ye s
Write co mma n d to
C o mma n d re g iste r
N o
Issu eC o mma n d
H o st co u ld in se rt a n o p tio n a l d e la y here
H o st co u ld in se rt a n o p tio n a l d e la y here
Wa it fo r a re sp o n se?
R e a d C o mma n d re g iste r
D o o rb e ll b itcle a r?
Ye s
N o
C o mma n d h a s responseparameters ?
Ye s
R e a d re sp o n se p a ra me te rs fro m
Pa ra me te r Po o l
Ye s
At th is p o in tC o mma n d R e g iste r
co n ta in s re sp o n se co d e
D o n e
N o
N o
ASX340CS_DS Rev. F Pub. 6/15 EN 31 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Command Flow
The host issues a command by writing (through a two-wire interface bus) to the command register. All commands are encoded with bit 15 set, which automatically generates the host command (doorbell) interrupt to the microprocessor.
Assuming initial conditions, the host first writes the command parameters (if any) to the parameters pool (in the command handler's logical page), then writes the command to command register. The SOC firmware interrupt handler then signals the Command Handler task to process the command.
If the host wishes to determine the outcome of the command, it must poll the command register waiting for the doorbell bit to be cleared. This indicates that the firmware completed processing the command. When the doorbell bit is cleared, the contents of the command register indicate the command's result status. If the command generated response parameters, the host can now retrieve these from the parameters pool.
Note: The host must not write to the parameters pool, nor issue another command, until the previous command completes. This is true even if the host does not care about the result of the previous command. Therefore, the host must always poll the command register to determine the state of the doorbell bit, and ensure the bit is cleared before issuing a command.
For a complete command list and further information consult the Host Command Inter-face Specification.
An example of how (using DevWare) a command may be initiated in the form of a “Preset” follows.
Issue the SYSMGR_SET_STATE Command
All DevWare presets supplied by ON Semiconductor poll and test the doorbell bit after issuing the command. Therefore there is no need to check if the doorbell bit is clear before issuing the next command.
# Set the desired next state in the parameters pool(SYS_STATE_ENTER_CON-FIG_CHANGE)
REG= 0xFC00, 0x2800 // CMD_HANDLER_PARAMS_POOL_0
# Issue the HC_SYSMGR_SET_STATE command
REG= 0x0040, 0x8100 // COMMAND_REGISTER
# Wait for the FW to complete the command (clear the Doorbell bit)
POLL_FIELD= COMMAND_REGISTER, DOORBELL,!=0, DELAY=10, TIMEOUT=100
# Check the command was successful
ERROR_IF= COMMAND_REGISTER, HOST_COMMAND,!=0, "Set State command failed",
ASX340CS_DS Rev. F Pub. 6/15 EN 32 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Summary of Host Commands
Table 11 on page 27 through Table 18 on page 29 show summaries of the host commands. The commands are divided into the following sections:• System Manager• Overlay • GPIO • Flash Manager• Sequencer • Patch Loader• Miscellaneous• Calibration Stats
Following is a summary of the Host Interface commands. The description gives a quick orientation. The “Type” column shows if it is an asynchronous or synchronous command. For a complete list of all commands including parameters, consult the Host Command Interface Specification document.
Table 11: System Manager Commands
System Manager Host Command Value Type Description
Set State 0x8100 Synchronous Request the system enter a new state
Get State 0x8101 Synchronous Get the current state of the system
Table 12: Overlay Host Commands
Overlay Host Command Value Type Description
Enable Overlay 0x8200 Synchronous Enable or disable the overlay subsystem
Get Overlay State 0x8201 Synchronous Retrieve the state of the overlay subsystem
Set Calibration 0x8202 Synchronous Set the calibration offset
Set Bitmap Property 0x8203 Synchronous Set a property of a bitmap
Get Bitmap Property 0x8204 Synchronous Get a property of a bitmap
Set String Property 0x8205 Synchronous Set a property of a character string
Load Buffer 0x8206 Asynchronous Load an overlay buffer with a bitmap (from Flash)
Load Status 0x8207 Synchronous Retrieve status of an active load buffer operation
Write Buffer 0x8208 Synchronous Write directly to an overlay buffer
Read Buffer 0x8209 Synchronous Read directly from an overlay buffer
Enable Layer 0x820A Synchronous Enable or disable an overlay layer
Get Layer Status 0x820B Synchronous Retrieve the status of an overlay layer
Set String 0x820C Synchronous Set the character string
Get String 0x820D Synchronous Get the current character string
Load String 0x820E Asynchronous Load a character string (from Flash)
ASX340CS_DS Rev. F Pub. 6/15 EN 33 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Table 13: GPIO Host Commands
GPIO Host Command Value Type Description
Set GPIO Property 0x8400 Synchronous Set a property of one or more GPIO pins
Get GPIO Property 0x8401 Synchronous Retrieve a property of a GPIO pin
Set GPO State 0x8402 Synchronous Set the state of a GPO pin or pins
Get GPIO State 0x8403 Synchronous Get the state of a GPI pin or pins
Set GPI Association 0x8404 Synchronous Associate a GPI pin state with a Command Sequence stored in SPI Flash
Get GPI Association 0x8405 Synchronous Retrieve an GPIO pin association
Table 14: Flash Manager Host Commands
Flash ManagerHost Command Value Type Description
Get Lock 0x8500 Asynchronous Request the Flash Manager access lock
Lock Status 0x8501 Synchronous Retrieve the status of the access lock request
Release Lock 0x8502 Synchronous Release the Flash Manager access lock
Config 0x8503 Synchronous Configure the Flash Manager and underlying SPI Flash subsystem
Read 0x8504 Asynchronous Read data from the SPI Flash
Write 0x8505 Asynchronous Write data to the SPI Flash
Erase Block 0x8506 Asynchronous Erase a block of data from the SPI Flash
Erase Device 0x8507 Asynchronous Erase the SPI Flash device
Query Device 0x8508 Asynchronous Query device-specific information
Status 0x8509 Synchronous Obtain status of current asynchronous operation
Config Device 0x850A Synchronous Configure the attached SPI NVM device
Table 15: Sequencer Host Commands
Sequencer Host Command Value Type Description
Refresh 0x8606 Synchronous Refresh the automatic image processing algorithm configuration
Refresh Status 0x8607 Synchronous Retrieve the status of the last Refresh operation
Table 16: Patch Loader Host Commands
Patch Loader Host Command Value Type Description
Load Patch 0x8700 Asynchronous Load a patch from SPI Flash and automatically apply
Status 0x8701 Synchronous Get status of an active Load Patch or Apply Patch request
Apply Patch 0x8702 Asynchronous Apply a patch (already located in Patch RAM)
Reserve RAM 0x8706 Synchronous Reserve RAM to contain a patch
Table 17: Miscellaneous Host Commands
Miscellaneous Host Command Value Type Description
Invoke Command Seq 0x8900 Synchronous Invoke a sequence of commands stored in NVM
Config Command Seq Processor 0x8901 Synchronous Configures the Command Sequencer processor
Wait For Event 0x8902 Synchronous Wait for a system event to be signalled
ASX340CS_DS Rev. F Pub. 6/15 EN 34 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorExternal Signal Processing
Table 18: Calibration Stats Host Commands
Calibration Stats Host Command Value Type Description
Control 0x8B00 Asynchronous Start statistics gathering
Read 0x8B01 Synchronous Read the results back
ASX340CS_DS Rev. F Pub. 6/15 EN 35 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSlave Two-Wire Serial Interface
Slave Two-Wire Serial InterfaceThe two-wire serial interface bus enables read/write access to control and status regis-ters within the ASX340CS. This interface is designed to be compatible with the MIPI Alli-ance Standard for Camera Serial Interface 2 (CSI-2) 1.0, which uses the electrical characteristics and transfer protocols of the two-wire serial interface specification.
The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (SCLK) that is an input to the sensor and used to synchronize transfers.
Data is transferred between the master and the slave on a bidirectional signal (SDATA). SDATA is pulled up to VDD_IO off-chip by a pull-up resistor in the range of 1.5 to 4.7k resistor.
Protocol
Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements, as follows:• a start or restart condition• a slave address/data direction byte• a 16-bit register address• an acknowledge or a no-acknowledge bit• data bytes• a stop conditionThe bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can gen-erate the start and stop conditions.
The SADDR pin is used to select between two different addresses in case of conflict with another device. If SADDR is LOW, the slave address is 0x90; if SADDR is HIGH, the slave address is 0xBA. See Table 19.
Start Condition
A start condition is defined as a HIGH-to-LOW transition on SDATA while SCLK is HIGH. At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a “repeated start” or “restart” condition.
Data Transfer
Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes.
One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is low and must be stable while SCLK is HIGH.
Table 19: Two-Wire Interface ID Address Switching
SADDR Two-Wire Interface Address ID
0 0x90
1 0xBA
ASX340CS_DS Rev. F Pub. 6/15 EN 36 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSlave Two-Wire Serial Interface
Slave Address/Data Direction Byte
Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A “0” in bit [0] indicates a write, and a “1” indicates a read. The default slave addresses used by the ASX340CS are 0x90 (write address) and 0x91 (read address). Alternate slave addresses of 0xBA (write address) and 0xBB (read address) can be selected by asserting the SADDR input signal.
Message Byte
Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data. The protocol used is outside the scope of the two-wire serial interface specification.
Acknowledge Bit
Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowl-edge bit by driving SDATA LOW. As for data transfers, SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.
No-Acknowledge Bit
The no-acknowledge bit is generated when the receiver does not drive SDATA low during the SCLK clock period following a data transfer. A no-acknowledge bit is used to termi-nate a read sequence.
Stop Condition
A stop condition is defined as a LOW-to-HIGH transition on SDATA while SCLK is HIGH.
ASX340CS_DS Rev. F Pub. 6/15 EN 37 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSlave Two-Wire Serial Interface
Typical Operation
A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a READ or a WRITE, where a “0” indicates a WRITE and a “1” indicates a READ. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.
If the request was a WRITE, the master then transfers the 16-bit register address to which a WRITE will take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master will then transfer the 16-bit data, as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master stops writing by generating a (re)start or stop condition. If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, just as in the write request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, 8 bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The data transfer is stopped when the master sends a no-acknowledge bit.
Single READ from Random Location
Figure 17 shows the typical READ cycle of the host to the ASX340CS. The first two bytes sent by the host are an internal 16-bit register address. The following 2-byte READ cycle sends the contents of the registers to host.
Figure 17: Single READ from Random Location
Single READ from Current Location
Figure 18 shows the single READ cycle without writing the address. The internal address will use the previous address value written to the register.
Figure 18: Single Read from Current Location
S = start conditionP = stop conditionSr = restart conditionA = acknowledgeA = no-acknowledge
slave to mastermaster to slave
Slave Address 0S A Reg Address[15:8] A Reg Address[7:0] Slave Address AA 1SrRead Data
[15:8] P
Previous Reg Address, N Reg Address, M M+1
ARead Data
[7:0]A
Slave Address 1S ARead Data
[15:8] Slave Address A1SPRead Data
[15:8] P
Previous Reg Address, N Reg Address, N+1 N+2
AARead Data
[7:0]A Read Data[7:0]A
ASX340CS_DS Rev. F Pub. 6/15 EN 38 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSlave Two-Wire Serial Interface
Sequential READ, Start from Random Location
This sequence (Figure 19) starts in the same way as the single READ from random loca-tion (Figure 17 on page 32). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read.
Figure 19: Sequential READ, Start from Random Location
Sequential READ, Start from Current Location
This sequence (Figure 20) starts in the same way as the single READ from current loca-tion (Figure 18). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte reads until “L” bytes have been read.
Figure 20: Sequential READ, Start from Current Location
Single Write to Random Location
Figure 21 shows the typical WRITE cycle from the host to the ASX340CS.The first 2 bytes indicate a 16-bit address of the internal registers with most-significant byte first. The following 2 bytes indicate the 16-bit data.
Figure 21: Single WRITE to Random Location
Read Data(15:8) A A Read Data
(15:8) A Read Data(7:0)
A
Slave Address 0S SrA Reg Address[15:8] A Reg Address[7:0] A Read DataSlave Address
Previous Reg Address, N Reg Address, M
M+1 M+2
M+1
M+3
A1
M+L-2 M+L-1 M+L
A P
A
Read Data(15:8) A Read Data
(7:0) A Read Data(15:8) A Read Data
(7:0) A Read Data(7:0)
ARead Data Read Data
Previous Reg Address, N N+1 N+2 N+L-1 N+L
ARead DataSlave Address AA1 AS PRead Data
(15:8) A Read Data(7:0) A Read Data
(15:8) A Read Data(7:0) A Read Data
(15:8) A Read Data(7:0) A
Read DataRead Data(15:8) A Read Data
(7:0)
Slave Address 0S A Reg Address[15:8] A Reg Address[7:0] A P
Previous Reg Address, N Reg Address, M M+1
AA
Write Data
ASX340CS_DS Rev. F Pub. 6/15 EN 39 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSlave Two-Wire Serial Interface
Sequential WRITE, Start at Random Location
This sequence (Figure 22) starts in the same way as the single WRITE to random location (Figure 21). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte writes until “L” bytes have been written. The WRITE is terminated by the master generating a stop condition.
Figure 22: Sequential WRITE, Start at Random Location
Slave Address 0S A Reg Address[15:8]
Write Data
A Reg Address[7:0] A Write Data
Previous Reg Address, N Reg Address, M
M+1 M+2
M+1
M+3
A
A AWrite Data Write Data
M+L-2 M+L-1 M+L
AA P
Write Data(15:8)
Write Data(7:0)
Write Data(15:8) A Write Data
(7:0)A AA A Write Data AWrite Data
(15:8) A Write Data(7:0) A Write DataWrite Data
(15:8) A Write Data(7:0)
ASX340CS_DS Rev. F Pub. 6/15 EN 40 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorOverlay Capability
Overlay CapabilityFigure 23 highlights the graphical overlay data flow of theASX340CS. The images are separated to fit into 2KB blocks of memory after compression. • Up to four overlays may be blended simultaneously• Overlay size 360 x 480 pixels rendered into a display area of 720 x 480 pixels (NTSC) or
720 x 576 (PAL)• Selectable readout: rotating order is user programmable• Dynamic movement through predefined overlay images• Palette of 32 colors out of 64,000 with eight colors per bitmap • Blend factors may be changed dynamically to achieve smooth transitions
The host commands allow a bitmap to be written piecemeal to a memory buffer through the I2C, and also through DMA direct from SPI Flash memory. Multiple encoding passes may be required to fit an image into a 2KB block of memory; alternatively, the image can be divided into two or more blocks to make the image fit. Every graphic image may be positioned in an x/y direction and overlap with other graphic images.
The host may load an image at any time. Under control of DMA assist, data are trans-ferred to the off-screen buffer in compressed form. This assures that no display data are corrupted during the replenishment of the four active overlay buffers.
Figure 23: Overlay Data Flow
Note: These images are not actually rendered, but show conceptual objects and object blending.
Off-screenbuffer
Overlay buffers: 2KB each
Decompress
Blend and Overlay
Flash
Bitmaps - compressed
ASX340CS_DS Rev. F Pub. 6/15 EN 41 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSerial Memory Partition
Serial Memory PartitionThe contents of the Flash/EEPROM memory partition logically into three blocks (see Figure 24): • Memory for overlay data and descriptors• Memory for register settings, which may be loaded at boot-up• Firmware extensions or software patches; in addition to the on-chip firmware, exten-
sions reside in this block of memory
These blocks are not necessarily contiguous.
Figure 24: Memory Partitioning
External Memory Speed Requirement
For a 2KB block of overlay to be transferred within a frame time to achieve maximum update rate, the serial memory has to be a certain speed.
Table 20: Transfer Time Estimate
Frame Time SPI Clock Transfer Time to 2KB
33.3ms 4.5 MHz 1ms
S/W Patch
Alternate Reg.
Overlay Data
FFlash Partitioning
Fixed Siz e
Overlays- RL E
12Byte Header
RL E Encoded
Data 2kByte
Fixed Siz e
Overlays- RL E Fixed-size
Overlays – RLE
Fixed-sizeOverlays – RLEFlash
Partitioning
OverlayData
Software Patch
12-byte Header
RLE EncodedData2KB
Lens ShadingCorrectionParameter
AlternateRegister Setting
ASX340CS_DS Rev. F Pub. 6/15 EN 42 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorOverlay Adjustment
Overlay AdjustmentTo ensure a correct position of the overlay to compensate for assembly deviation, the overlay can be adjusted with assistance from the overlay statistics engine:• The overlay statistics engine supports a windowed 8-bin luma histogram, either row-
wise (vertical) or column-wise (horizontal).• The example calibration statistics can be used to perform an automatic successive-
approximation search of a cross-hair target within the scene.• On the first frame, the firmware performs a coarse horizontal search, followed by a
coarse vertical search in the second frame.• In subsequent frames, the firmware reduces the region-of-interest of the search to the
histogram bins containing the greatest accumulator values, thereby refining the search.
• The resultant X, Y location of the cross-hair target can be used to assign a calibration value of offset selected overlay graphic image positions within the output image.
• The calibration statistics patch also supports a manual mode, which allows the host to access the raw accumulator values directly.
Figure 25: Overlay Calibration
ASX340CS_DS Rev. F Pub. 6/15 EN 43 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorOverlay Character Generator
The position of the target will be used to determine the calibration value that shifts the X,Y position of adjustable overlay graphics.
The overlay calibration is intended to be applied on a device by device basis “in system,” which means after the camera has been installed. ON Semiconductor provides basic programming scripts that may reside in the SPI Flash memory to assist in this effort.
Overlay Character GeneratorIn addition to the four overlay layers, a fifth layer exists for a character generator overlay string.
There are a total of:• 16 alphanumeric characters available• 22 characters maximum per line• 16 x 32 pixels with 1-bit color depth
Any update to the character generator string requires the string to be passed in its entirety with the Host Command. Character strings have their own control properties aside from the Overlay bitmap properties.
Figure 26: Internal Block Diagram Overlay
Overlay
Layer0
Layer1
Layer2
Layer3
BT656
Num ber Generator
BT656
Tim ing control
User Registers
Data Bus
DMA/CPU
Register Bus
R OM
ASX340CS_DS Rev. F Pub. 6/15 EN 44 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorOverlay Character Generator
Character Generator
The character generator can be seen as the fifth top layer, but instead of getting the source from RLE data in the memory buffers, it has a predefined 16 characters stored in ROM.
All the characters are 1-bit depth color and are sharing the same YCbCr look up table.
Figure 27: Example of Character Descriptor 0 Stored in ROM
It can show a row of up to 22 characters of 16 x 32 pixels resolution (32 x 32 pixels when blended with the BT 656 data).
ROM 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 00x00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00x02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00x04 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 00x06 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 00x08 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 00x0a 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 00x0c 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 00x0e 0 0 1 1 1 1 0 0 0 0 0 1 1 1 0 00x10 0 0 1 1 1 0 0 0 0 0 0 1 1 1 0 00x12 0 0 1 1 1 0 0 0 0 0 0 1 1 1 1 00x14 0 1 1 1 1 0 0 0 0 0 0 0 1 1 1 00x16 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x18 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x1a 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x1c 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x1e 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x20 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x22 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x24 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x26 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 00x28 0 0 1 1 1 0 0 0 0 0 0 0 1 1 1 00x2a 0 0 1 1 1 0 0 0 0 0 0 1 1 1 1 00x2c 0 0 1 1 1 0 0 0 0 0 0 1 1 1 0 00x2e 0 0 1 1 1 1 0 0 0 0 0 1 1 1 0 00x30 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 00x32 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 00x34 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 00x36 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 00x38 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 00x3a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00x3c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00x3e 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
…
ASX340CS_DS Rev. F Pub. 6/15 EN 45 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorOverlay Character Generator
Character Generator Details
Table 21 shows the characters that can be generated.
It is the responsibility of the user to set up proper values in the character positioning to fit them in the same row (that is one of the reasons that 22 is the maximum number of characters).
Note: No error is generated if the character row overruns the horizontal or vertical limits of the frame.
Full Character Set for Overlay
Figure 28 shows all of the characters that can be generated by theASX340CS.
Figure 28: Full Character Set for Overlay
Table 21: Character Generator Details
Item Quantity Description
16-bit character 22 Coder for one of these characters: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, /, (space), :, –, (comma), (period)
1 bpp color 1 Depth of the bit map is 1 bpp
0x0 0x4 0x8 0xC
0x1 0x5 0x9
0x2
0x3
0x6
0x7
0xA
0xB
0xD
0xE
0xF
ASX340CS_DS Rev. F Pub. 6/15 EN 46 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Modes and TimingThis section provides an overview of the typical usage modes and related timing infor-mation for the ASX340CS.
Composite Video Output
The external pin DOUT_LSB0 can be used to configure the device for default NTSC or PAL operation (auto-config mode). This and other video configuration settings are available as register settings accessible through the serial interface.
NTSC
Both differential and single-ended connections of the full NTSC format are supported. The differential connection that uses two output lines is used for low noise or long distance applications. The single-ended connection is used for PCB tracks and screened cable where noise is not a concern. The NTSC format has three black lines at the bottom of each image for padding (which most LCDs do not display).
PAL
The PAL format is supported with 576 active image rows.
Single-Ended and Differential Composite Output
The composite output can be operated in a single-ended or differential mode by simply changing the external resistor configuration. Refer to the Developer Guide for configura-tion options.
Parallel Output (DOUT)
The DOUT[7:0] port supports both progressive and Interlaced mode. Progressive mode (with FV and LV signal) include raw bayer(8 or 10 bit), YCbCr, RGB. Interlaced mode is CCIR656 compliant.
Figure 29 shows the data that is output on the parallel port for CCIR656. Both NTSC and PAL formats are displayed. The blue values in Figure 29 represent NTSC (525/60). The red values represent PAL (625/50).
Figure 29: CCIR656 8-Bit Parallel Interface Format for 525/60 (625/50) Video Systems
F F
0 0
0 0
X Y
8 0
1 0
8 0
1 0
8 0
1 0
F F
0 0
0 0
X Y
C B
Y C R
Y C B
Y C R
Y C R
Y F F
4 4
268 280
4 4
1440 1440
1716 1728
EAV CODE BLANKING SAV CODE CO - SITED _ CO - SITED _
Start of digital line Start of digital active line Next line
Digital video stream
ASX340CS_DS Rev. F Pub. 6/15 EN 47 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Figure 30 on page 42 shows detailed vertical blanking information for NTSC timing. See Table 22 on page 42 for data on field, vertical blanking, EAV, and SAV states.
Figure 30: Typical CCIR656 Vertical Blanking Intervals for 525/60 Video System
Figure 31 shows detailed vertical blanking information for PAL timing. See Table 23 on page 43 for data on field, vertical blanking, EAV, and SAV states.
Table 22: Field, Vertical Blanking, EAV, and SAV States 525/60 Video System
Line Number F VH
(EAV)H
(SAV)
1–3 1 1 1 0
4–9 0 1 1 0
20–263 0 0 1 0
264–265 0 1 1 0
266–282 1 1 1 0
283–525 1 0 1 0
Blanking
Field 1 Active Video
Blanking
Field 2 Active Video
Line 4
266
Field 1 (F = 0)
Odd
Field 2 (F = 1)Even
EAV SAV
Line 1 (V = 1)
Line 20 (V = 0)
Line 264 (V = 1)
Line 283 (V = 0)
Line 525 (V = 0)
H = 1 H = 0
ASX340CS_DS Rev. F Pub. 6/15 EN 48 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Figure 31: Typical CCIR656 Vertical Blanking Intervals for 625/50 Video System
Table 23: Field, Vertical Blanking, EAV, and SAV States for 625/50 Video System
Line Number F VH
(EAV)H
(SAV)
1–22 0 1 1 0
23–310 0 0 1 0
311–312 0 1 1 0
313–335 1 1 1 0
336–623 1 0 1 0
624–625 1 1 1 0
Blanking
Field 1 Active Video
Blanking
Field 2 Active Video
Field 1(F = 0)
Odd
Field 2(F = 1)Even
H = 1EAV
H = 0SAV
Blanking
Line 1 (V = 1)
Line 23 (V = 0)
Line 311 (V = 1)
Line 336 (V = 0)
Line 625 (V = 1)
Line 624 (V = 1)
ASX340CS_DS Rev. F Pub. 6/15 EN 49 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Reset and Clocks
Reset
Power-up reset is asserted or de-asserted with the RESET_BAR pin, which is active LOW. In the reset state, all control registers are set to default values. See “Device Configura-tion” on page 21 for more details on Auto, Host, and Flash configurations.
Soft reset is asserted or de-asserted by the two-wire serial interface program. In soft-reset mode, the two-wire serial interface and the register bus are still running. All control registers are reset using default values.
Clocks
The ASX340CS has two primary clocks: • A master clock coming from the EXTCLK signal.• In default mode, a pixel clock (PIXCLK) running at 2 * EXTCLK. In raw Bayer bypass
mode, PIXCLK runs at the same frequency as EXTCLK.
When the ASX340CS operates in sensor stand-alone mode, the image flow pipeline clocks can be shut off to conserve power.
The sensor core is a master in the system. The sensor core frame rate defines the overall image flow pipeline frame rate. Horizontal blanking and vertical blanking are influenced by the sensor configuration, and are also a function of certain image flow pipeline func-tions. The relationship of the primary clocks is depicted in Figure 32.
The image flow pipeline typically generates up to 16 bits per pixel—for example, YCbCr or 565RGB—but has only an 8-bit port through which to communicate this pixel data.
To generate NTSC or PAL format images, the sensor core requires a 27 MHz clock.
Figure 32: Primary Clock Relationships
10 bits/pixel1 pixel/clock
16 bits/pixel1 pixel/clock
16 bits/pixel (TYP)0.5 pixel/clock
Colorpipe
Output Interface
Sensor Pixel Clock
Sensor Master Clock
EXTCLK Sensor Core
ASX340CS_DS Rev. F Pub. 6/15 EN 50 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Floating Inputs
The following ASX340CS pins cannot be floated:• SDATA–This pin is bidirectional and should not be floated• FRAME_SYNC• TRST_N• SCLK
• SADDR
• ATEST1• ATEST2
Output Data Ordering
Note: PIXCLK is 54 MHz when EXTCLK is 27 MHz.
Note: PIXCLK is 27 MHz when EXTCLK is 27 MHz.
Table 24: Output Data Ordering in DOUT RGB Mode
Mode(Swap Disabled) Byte D7 D6 D5 D4 D3 D2 D1 D0
565RGBFirst R7 R6 R5 R4 R3 G7 G6 G5
Second G4 G3 G2 B7 B6 B5 B4 B3
555RGBFirst 0 R7 R6 R5 R4 R3 G7 G6
Second G5 G4 G3 B7 B6 B5 B4 B3
444xRGBFirst R7 R6 R5 R4 G7 G6 G5 G4
Second B7 B6 B5 B4 0 0 0 0
x444RGBFirst 0 0 0 0 R7 R6 R5 R4
Second G7 G6 G5 G4 B7 B6 B5 B4
Table 25: Output Data Ordering in Sensor Stand-Alone Mode
Mode D7 D6 D5 D4 D3 D2 D1 D0 DOUT_LSB1 DOUT_LSB0
10-bit Output B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
ASX340CS_DS Rev. F Pub. 6/15 EN 51 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
I/O Circuitry
Figure 33 illustrates typical circuitry used for each input, output, or I/O pad.
Figure 33: Typical I/O Equivalent Circuits
Note: All I/O circuitry shown above is for reference only. The actual implementation may be different.
VDD_IO
Receiver
Input Pad
Pad
GND
VDD_IO
Receiver
SPI_SDI and RESET_BARInput Pad
Pad
GND
Receiver
GND
VDD_IO
Pad
I/O Pad
SlewRateControl
VDD_IO
Receiver
SCLK and XTAL_INInput Pad
Pad
GND
GND
XTALOutput Pad
Pad
VDD_IO
ASX340CS_DS Rev. F Pub. 6/15 EN 52 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Figure 34: NTSC Block
Note: All I/O circuitry shown above is for reference only. The actual implementation may be different.
Figure 35: Serial Interface
Pad
VDD_DAC
GND
Pad
Pad
ESDESD
DAC_REF
ESD
DAC_POS
DAC_NEG
NTSC Block
Resistor4.7kΩ/2.35kΩ
ASX340CS_DS Rev. F Pub. 6/15 EN 53 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
I/O Timing
Digital Output
By default, the ASX340CS launches pixel data, FV, and LV synchronously with the falling edge of PIXCLK. The expectation is that the user captures data, FV, and LV using the rising edge of PIXCLK. The timing diagram is shown in Figure 36.
As an option, the polarity of the PIXCLK can be inverted from the default by program-ming R0x0016[14].
Figure 36: Digital Output I/O Timing
Note: PIXCLK can be inverted from the default by programming R0x0016[14].
Table 26: Parallel Digital Output I/O TimingfEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; VAA_PIX = 2.8V;VDD_PLL = 2.8V; VDD_DAC = 2.8V; Default slew rate
Signal Parameter Conditions Min Typ Max Unit
EXTCLK
fextclk max ±100 ppm 6 27 54 MHztextclk_period 18.52 37 166.67 ns
Duty cycle 45 50 55 %
PIXCLK1
fpixclk 6 27 54 MHztpixclk_period 18.52 37.04 166.67 ns
Duty cycle 45 50 55 %
DATA[7:0]
tpixclkf_dout 1.55 – 1.9 nstdout_su 18 – 20 nstdout_ho 18 – 20 ns
FV/LV
tpixclkf_fvlv 1.6 – 3.05 nstfvlv_su 15 – 16 nstfvlv_ho 20 – 21 ns
EXT C LK
PIXC LK
D OUT [7:0]
F R AM E_VALIDLIN E _VALID
tpixclkf_dout
tpixclkf_fvlv
Input
O utput
O utput
O utputtfvlv_su
tfvlv_ho
tdout_ho
tdout_su
textclk_period
ASX340CS_DS Rev. F Pub. 6/15 EN 54 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Slew Rate
Figure 37: Slew Rate Timing
Table 27: Slew Rate for PIXCLK and DOUTfEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; V_PIX = 2.8V;VDD_PLL = 2.8V; VDD_DAC = 2.8V; T = 25°C; CLOAD = 40 pF
PIXCLK DOUT[7:0]
UnitR0x30 [10:8]Typical
Rise TimeTypical
Fall Time R0x30 [2:0]Typical
Rise TimeTypical
Fall Time
000 NA NA 000 15.0 13.5 ns
001 NA NA 001 9.0 8.5 ns
010 7.0 6.9 010 6.8 6.0 ns
011 5.2 5.0 011 5.2 4.8 ns
100 4.0 3.8 100 3.8 3.5 ns
101 3.0 2.8 101 3.3 3.3 ns
110 2.4 2.2 110 3.0 3.0 ns
111 1.9 1.7 111 2.8 2.8 ns
90%
10%
tr is e tfa ll
PIXCLK
D OUT
tr is e tfa ll
90%
10%
ASX340CS_DS Rev. F Pub. 6/15 EN 55 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Configuration Timing
During start-up, the Dout_LSB0, LV and FV are sampled. Setup and hold timing for the RESET_BAR signal with respect to DOUT_LSB0, LV, and FV are shown in Figure 38 and Table 28. These signals are sampled once by the on-chip firmware, which yields a long tHOLD time.
Figure 38: Configuration Timing
Table 28: Configuration Timing
Signal Parameter Min Typ Max Unit
DOUT_LSB0, FRAME_VALID, LINE_VALIDtSETUP 0 s
tHOLD 50 s
tSETUP tHOLD
Valid Data
RESET_BAR
DOUT_LSB0FRAME_VALID
LINE_VALID
ASX340CS_DS Rev. F Pub. 6/15 EN 56 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Figure 39: Power Up Sequence
Notes: 1. RESET_BAR may not exceed VDD_IO + 0.3V.2. The 2.8V plane (VAA, VAA_PIX, VDD_PLL, VDD_DAC, VDD_IO) must remain at a higher voltage than
the 1.8V core voltage at all times.
Notes: 1. Xtal settling time is component-dependent (Xtal, Oscillator, and so on) and usually takes about 10ms ~100ms.
2. Hard reset time is the minimum time required after power rails are settled. Ten clock cycles are required for the sensor itself, assuming all power rails are settled. In a circuit where Hard reset is performed by the RC circuit, then the RC time must include the all power rail settle time and Xtal.
Table 29: Power Up Sequence
Definition Symbol Minimum Typical Maximum Unit
VDD_PLL to VAA/VAA_PIX t0 0 – – s
VAA/VAA_PIX to VDD_IO t1 0 – – s
VDD_IO to VDD t2 0 – – s
Xtal settle time tx – 301 – ms
Hard Reset t3 102 – – Clock cycle
Internal Initialization t4 50 – – ms
VDD (1.8)
VAA_PIX VAA (2.8)
VDD_PLL VDD_DAC (2.8)
EXTCLK
RESET_BAR
VDD_IO (2.8)
t3 t4 t5
t0
t1
Hard Reset Internal(NTSC/PAL) Initialization
Patch Config SPI or Host Streaming
t2
tx
ASX340CS_DS Rev. F Pub. 6/15 EN 57 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Figure 40: Power Down Sequence
(1) t3 is required between power down and next power up time, all decoupling caps from regulators must completely discharged before next power up.
Figure 41: FRAME_SYNC to FRAME_VALID/LINE_VALID
Table 30: Power Down Sequence
Definition Symbol Minimum Typical Maximum Unit
VDD to VDD_IO t0 0 – – s
VDD_IO to VAA/VAA_PIX t1 0 – – s
VAA/VAA_PIX to VDD_PLL/DAC t2 0 – – s
Power Down until Next Power Up Time t3 1001 – – ms
Table 31: FRAME_SYNC to FRAME_VALID/LINE_VALID Parameters
Parameter Name Conditions Min Typ Max Unit
FRAME_SYNC to FV/LV tFRMSYNC_FVH Auto Config mode 1.21 – – mstFRAME_SYNC tFRAMESYNC 30 ms
VDD (1.8)
VAA_PIX VAA (2.8)
VDD_PLL VDD_DAC (2.8)
EXTCLK
VDD_IO (2.8)
t3
t0
t2
t1
Power Down until next Power Up Cycle
FRAME_SYNC
FRAME_VALIDLINE_VALID
tFRAME_SYNC
tFRMSYNH_FVH
ASX340CS_DS Rev. F Pub. 6/15 EN 58 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorModes and Timing
Figure 42: Reset to SPI Access Delay
Figure 43: Reset to Serial Access Delay
Figure 44: Reset to AE/AWB Image
Table 32: RESET_BAR Delay Parameters
Parameter Name Condition Min Typ Max Unit
Power up delay 2.8V to 1.8V 0.1 – – ms
RESET_BAR HIGH to SPI_CS_N LOW tRSTH_CSL 18 – – ms
RESET_BAR HIGH to SDATA LOW tRSTH_SDATAL 1.8 – – ms
RESET_BAR HIGH to FRAME_VALID tRSTH_FVL 235 – – ms
RESET_BAR HIGH to first Overlay tRSTH_OVL 235 – – ms
RESET_BAR HIGH to AE/AWB settled tRSTH_AEAWB – 400 – ms
R ESET_BAR
tRSTH_CSL
SPI_CS_N
RESET_BAR
SDATA
tRSTH_SDATAL
First FrameOverlay from Flash
RESET_BAR
VIDEO
tRSTH_FVL
tRSTH_OVL
tRSTH_AEAWB
AE/AWB settled
ASX340CS_DS Rev. F Pub. 6/15 EN 59 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Electrical Specifications
Figure 45: SPI Output Timing
Table 33: SPI Data Setup and Hold Timing
Parameter Description Min Typ Max UnitsfSPI_SCLK SPI_SCLK Frequency 1.6875 4.5 18 MHz
tsu Setup time – – 110 nstSCLK_SDO Hold time 110 ns
tCS_SCLK Delay from falling edge of SPI_CS_N to rising edge of SPI_SCLK – 230 – ns
t s u
SPI_CS_N
SPI_SCLK
SPI_SDI
SPI_SDO
tCS_SCLK
tSCLK_SDO
ASX340CS_DS Rev. F Pub. 6/15 EN 60 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Caution Stresses greater than those listed in Table 34 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other con-ditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabil-ity.
Notes: 1. VAA and VAA_PIX must all be at the same potential to avoid excessive current draw. Care must be taken to avoid excessive noise injection in the analog supplies if all three supplies are tied together.
2. The imager operates in this temperature range, but image quality may degrade if it operates beyond the functional operating temperature range.
Table 34: Absolute Maximum Ratings
Symbol Parameter
Rating
UnitMin Max
VDD Digital power (1.8V) -0.3 2.4 V
VDD_IO I/O power (2.8v) -0.3 4 V
VAA VAA Analog power (2.8V) -0.3 4 V
VAA_PIX Pixel array power (2.8v) -0.3 4 V
VDD_PLL PLL power (2.8V) -0.3 4 V
VDD_DAC DAC power (2.8V) -0.3 4 V
VIN DC Input Voltage -0.3 VDD_IO+0.3 V
VOUT DC Output Voltage -0.3 VDD_IO+0.3 V
TSTG Storage temperature -50 150 °C
Table 35: Electrical Characteristics and Operating Conditions
Parameter1 Condition Min Typ Max Unit
Core digital voltage (VDD) – 1.70 1.8 1.95 V
IO digital voltage (VDD_IO) – 2.66 2.8 2.94 V
Video DAC voltage (VDD_DAC) – 2.66 2.8 2.94 V
PLL Voltage (VDD_PLL) – 2.66 2.8 2.94 V
Analog voltage (VAA) – 2.66 2.8 2.94 V
Pixel supply voltage (VAA_PIX) – 2.66 2.8 2.94 V
Leakage current EXTCLK: HIGH or LOW 10 A
Imager operating temperature2 – –30 +70 °C
Storage temperature – –50 +150 °C
ASX340CS_DS Rev. F Pub. 6/15 EN 61 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Table 36: Video DAC Electrical Characteristics–Single-Ended ModefEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; VAA_PIX = 2.8V;VDD_PLL = 2.8V; VDD_DAC = 2.8V
Parameter Condition Min Typ Max Unit
Resolution – 10 - bits
DNL – 0.2 0.4 bits
INL – 0.7 3.5 bits
Output local load Output pad (DAC_POS) – 75 - Unused output (DAC_NEG) – 0 -
Output voltage Single-ended mode, code 000h – .02 - V
Single-ended mode, code 3FFh – 1.30 - V
Output current Single-ended mode, code 000h – 0.26 - mA
Single-ended mode, code 3FFh – 17.33 - mA
Supply current Estimate – - 25.0 mA
DAC_REF DAC Reference – 1.15 +/-0.2 - V
R DAC_REF DAC Reference – 4.7 - K
Table 37: Video DAC Electrical Characteristics–Differential ModefEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; VAA_PIX = 2.8V;VDD_PLL = 2.8V; VDD_DAC = 2.8V
Parameter Condition Min Typ Max Unit
DNL – 0.2 0.25 Bits
INL – 0.8 2.5 Bits
Output local load Differential mode per pad(DAC_POS and DAC_NEG)
– 37.5 –
Output voltage Differential mode, code 000h, pad dacp – .02 – V
Differential mode, code 000h, pad dacn – 1.30 – V
Differential mode, code 3FFh, pad dacp – 1.30 – V
Differential mode, code 3FFH, pad dacn – .02 – V
Output current Differential mode, code 000h, pad dacp – .53 – mA
Differential mode, code 000h, pad dacn – 34.7 – mA
Differential mode, code 3FFh, pad dacp – 34.7 – mA
Differential mode, code 3FFH, pad dacn – .53 – mA
Differential output,midlevel
– 0.65 – V
Supply current Estimate – – 50 mA
DAC_REF DAC Reference – 1.15 +/-0.2 V
R DAC_REF DAC Reference 2.35 K
ASX340CS_DS Rev. F Pub. 6/15 EN 62 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Notes: 1. All inputs are protected and may be active when all supplies (2.8V and 1.8V) are turned off.
Table 38: Digital I/O ParametersTA = Ambient = 25°C; All supplies at 2.8V
Signal Parameter Definitions Condition Min Typ Max Unit
All Outputs
Load capacitance 5 – 30 pF
VOH Output high voltage 2.5 VDD_IO – V
VOL Output low voltage –0.3 – 0.4 V
IOH Output high current VDD_IO = 2.8V, VOH= 2.5V
– – 8 mA
IOL Output low current VDD_IO = 2.8V, VOH=0.4V
– – 8 mA
All Inputs
VIH Input high voltage 0.7 * VDD_IO – VDD_IO + 0.3 V
VIL Input low voltage –0.3 – 0.3 * VDD_IO V
IIN Input leakage current –2 – 2 A
Signal CAP Input signal capacitance
– 3.5 – pF
ASX340CS_DS Rev. F Pub. 6/15 EN 63 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Power Consumption, Operating Mode
Analog output uses single-ended mode: DAC_Pos = 75, DAC_Neg = open, parallel output is disabled.
Analog output is disabled; parallel output is enabled.
Table 39: Power Consumption – Condition 1fEXTCLK = 27 MHz; VDD = 1.8V; VDD _IO = 2.8V; VAA =2.8V;VAA_PIX=2.8V;VDD _PLL = 2.8V; VDD _DAC = 2.8V
Power Plane Supply Condition 1 Typ Power Max Power Unit
VDD 1.8 55 65 mW
VDD_IO 2.8 Parallel off 5 10 mW
VAA 2.8 95 112 mW
VAA_PIX 2.8 2.5 5 mW
VDD_DAC 2.8 Single 75 65 70 mW
VDD_PLL 2.8 20 25 mW
Total 242.5 287 mW
Table 40: Power Consumption – Condition 2fEXTCLK = 27 MHz; VDD = 1.8V; VDD _IO = 2.8V; VAA =2.8V;VAA_PIX=2.8V;VDD _PLL = 2.8V; VDD _DAC = 2.8V
Power Plane Supply Condition 2 Typ Power Max Power Unit
VDD 1.8 55 65 mW
VDD_IO 2.8 Parallel on 30 50 mW
VAA 2.8 95 112 mW
VAA_PIX 2.8 2.5 5 mW
VDD_DAC 2.8 VDAC off 2 5 mW
VDD_PLL 2.8 20 25 mW
Total 204.5 262 mW
ASX340CS_DS Rev. F Pub. 6/15 EN 64 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
NTSC Signal Parameters
Notes: 1. Black and white levels are referenced to the blanking level.2. NTSC convention standardized by the IRE (1 IRE = 7.14mV).3. Encoder contrast setting R0x011 = R0x001 = 0.4. DAC ref = 2.8k, load = 37.5
Table 41: NTSC Signal ParametersfEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; VAA_PIX = 2.8V;VDD_PLL = 2.8V; VDD_DAC = 2.8V
Parameter Conditions Min Typ Max Units Notes
Line Frequency 15734.25 15734.27 15734.28 Hz
Field Frequency 59.94 59.94 59.94 Hz
Sync Rise Time 148 148 148 ns
Sync Fall Time 148 148 148 ns
Sync Width 4.74 4.74 4.74 s
Sync Level 38 39.9 42 IRE 2, 4
Burst Level 38 39.7 42 IRE 2, 4
Sync to Setup (with pedestal off)
9.44 9.44 9.44 s
Sync to Burst Start 5.33 5.33 5.33 s
Front Porch 1.33 1.33 1.33 s
Black Level 6.5 7.5 8.5 IRE 1, 2, 4
White Level 90 100 110 IRE 1, 2, 3, 4
ASX340CS_DS Rev. F Pub. 6/15 EN 65 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Figure 46: Video Timing
Table 42: Video Timing
SignalNTSC
27 MHzPAL
27 MHz Units
A H Period 1716 1728 Clocks
B Hsync to burst 144 153 Clocks
C burst 63 66 Clocks
D Hsync to Signal 255 279 Clocks
E Video Signal 1423 1413 Clocks
F Front 36 39 Clocks
G Hsync Period 128 128 Clocks
H Sync rising/falling edge 4 4 Clocks
J Back overscan (BOS) 9 14 Clocks
K Front overscan (FOS) 8 13 Clocks
H
F
A
H
D E
B C
G
J
K
ASX340CS_DS Rev. F Pub. 6/15 EN 66 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Figure 47: Equivalent Pulse
Table 43: Equivalent Pulse
SignalNTSC
27 MHzPAL
27 MHz Units
I H/2 Period 858 864 Clocks
J Pulse width 64 64 Clocks
K Pulse rising/falling edge 4 4 Clocks
L Signal to pulse 38 41 Clocks
L
JI
KK
ASX340CS_DS Rev. F Pub. 6/15 EN 67 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Figure 48: V Pulse
Table 44: V Pulse
SignalNTSC
27 MHzPAL
27 MHz Units
M H/2 Period 858 864 Clocks
N Pulse width 730 736 Clocks
O V pulse interval 128 128 Clocks
P Pulse rising/falling edge 4 4 Clocks
N
M
O
P P
ASX340CS_DS Rev. F Pub. 6/15 EN 68 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
Two-Wire Serial Bus Timing
Figure 49 and Table 45 describe the timing for the two-wire serial interface.
Figure 49: Two-Wire Serial Bus Timing Parameters
Notes: 1. This table is based on I2C standard (v2.1 January 2000). Philips Semiconductor.2. Two-wire control is I2C-compatible. 3. All values referred to VIHmin = 0.9 VDD and VILmax = 0.1VDD levels. Sensor EXCLK = 27 MHz. 4. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the
undefined region of the falling edge of SCLK. 5. The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of
the SCLK signal.6. A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement
tSU;DAT 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it
Table 45: Two-Wire Serial Bus CharacteristicsfEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; VAA_PIX = 2.8V;VDD_PLL = 2.8V; VDD_DAC = 2.8V; TA = 25°C
Parameter Symbol
Standard-Mode Fast-Mode
UnitMin Max Min Max
SCLK Clock Frequency fSCL 0 100 0 400 KHz
Hold time (repeated) START condition.
After this period, the first clock pulse is generated
tHD;STA 4.0 - 0.6 - s
LOW period of the SCLKclock tLOW 4.7 - 1.3 - s
HIGH period of the SCLKclock tHIGH 4.0 - 0.6 - s
Set-up time for a repeated START condition tSU;STA 4.7 - 0.6 - s
Data hold time tHD;DAT 04 3.455 06 0.95 s
Data set-up time tSU;DAT 250 - 1006 - ns
Rise time of both SDATA and SCLK signals tr - 1000 20 + 0.1Cb7 300 ns
Fall time of both SDATA and SCLK signals tf - 300 20 + 0.1Cb7 300 ns
Set-up time for STOP condition tSU;STO 4.0 - 0.6 - s
Bus free time between a STOP and START condition
tBUF 4.7 - 1.3 - s
Capacitive load for each bus line Cb - 400 - 400 pF
Serial interface input pin capacitance CIN_SI - 3.3 - 3.3 pF
SDATA max load capacitance CLOAD_SD - 30 - 30 pF
SDATA pull-up resistor RSD 1.5 4.7 1.5 4.7 K
S SrtSU;STOtSU;STAtHD;STA tHIGH
tLOW tSU;DAT
tHD;DAT
tf
SDATA
SCLK
P S
tBUFtrtftr tHD;STA
ASX340CS_DS Rev. F Pub. 6/15 EN 69 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorElectrical Specifications
must output the next data bit to the SDATA line tr max + tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCLK line is released.
7. Cb = total capacitance of one bus line in pF.
ASX340CS_DS Rev. F Pub. 6/15 EN 70 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorSpectral Characteristics
Spectral Characteristics
Figure 50: Quantum Efficiency
0
10
20
30
40
50
60
350 450 550 650 750 850 950 1050 1150
Qu
antu
m E
ffic
ien
cy (%
)
Wavelength (nm)
Red
GreenR
GreenB
Blue
ASX340CS_DS Rev. F Pub. 6/15 EN 71 ©Semiconductor Components Industries, LLC, 2015.
ASX
340CS_D
S Rev. F Pub. 6/15 EN
72©
Semicon
ductor C
ompon
ents In
dustries, LLC
, 2015
ASX340CS: 1/4-Inch Color CM
OS N
TSC/PAL D
igital Image Sensor
Package and Die D
imensions
Package and Die Dimensions
Figure 51: 63-Ball iBGA Package Outline Drawing
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorRevision History
Revision HistoryRev. F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6/1/15
• Updated “Ordering Information” on page 3
Rev. E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5/29/15• Updated to ON Semiconductor template• Removed Confidential marking• Updated “Ordering Information” on page 3
Rev. D. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9/24/12• Updated Table 38, “Electrical Characteristics and Operating Conditions,” on page 62• Updated Table 39, “Video DAC Electrical Characteristics–Single-Ended Mode,” on
page 63• Updated Table 44, “NTSC Signal Parameters,” on page 66• Updated Table 45, “Video Timing: Specification from Rec. ITU-R BT.470,” on page 67• Updated Figure 47: “Equalizing Pulse,” on page 68• Updated Table 46, “Equalizing Pulse: Specification from Rec. ITU-R BT.470,” on• page 68• Updated Table 47, “V Pulse: Specification from Rec. ITU-R BT.470,” on page 69
Rev. C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6/27/11• Updated Figure 49: “Two-Wire Serial Bus Timing Parameters,” on page 70• Updated Table 41, “Digital I/O Parameters,” on page 64• Updated Table 48, “Two-Wire Serial Bus Characteristics,” on page 70
Rev. B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4/23/12• Updated to Production• Updated Table 1, “Key Parameters,” on page 1 and Table 2, “Key Parameters• (continued),” on page 2• Updated “System Block Diagram” on page 9• Updated Table 4, “Pin Descriptions,” on page 11• Updated Table 6: “Reset/Default State of Interfaces,” on page 13• Updated “Pixel Array Structure” on page 15• Updated “FOV Stretch Support” on page 25• Updated “System Configuration and Usage Modes” on page 25• Updated “Power Sequence” on page 29• Updated Figure 14: “Power-Up Sequence – Configuration Options Flow Chart,” on
page 29
• Updated “Supported NVM Devices” on page 30• Deleted “Supported SPI Commands”on page 30• Updated “Single-Ended and Differential Composite Output” on page 48• Updated Table 29, “Parallel Digital Output I/O Timing,” on page 55• Updated Table 30, “Slew Rate for PIXCLK and Dout,” on page 56• Updated Table 32, “Power Up Sequence,” on page 58• Updated Table 33, “Power Down Sequence,” on page 59• Updated Table 34, “FRAME_SYNC to FRAME_VALID/LINE_VALID Parameters,” on• page 59• Updated Table 38, “Electrical Characteristics and Operating Conditions,” on page 62
ASX340CS_DS Rev. F Pub. 6/15 EN 73 ©Semiconductor Components Industries, LLC, 2015.
ASX340CS: 1/4-Inch Color CMOS NTSC/PAL Digital Image SensorRevision History
• Added “Spectral Characteristics” on page 71• Updated Figure 51: “63-Ball iBGA Package Outline Drawing,” on page 72
Rev. A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1/6/12• Initial release
ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns therights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of itsproducts for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, includingwithout limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applicationsand actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not conveyany license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body,or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur.Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, anddistributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with suchunintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.This literature is subject to all applicable copyright laws and is not for resale in any manner.
ASX340CS_DS Rev. F Pub. 6/15 EN 74 ©Semiconductor Components Industries, LLC, 2015 .