- Semantic Scholar · 2017-11-29 · in a Fourier series as the following V = A 0 + 1 n=1 A n...
Transcript of - Semantic Scholar · 2017-11-29 · in a Fourier series as the following V = A 0 + 1 n=1 A n...
www.ietdl.org
IE
d
Published in IET Circuits, Devices & SystemsReceived on 7th July 2012Revised on 6th May 2013Accepted on 4th June 2013doi: 10.1049/iet-cds.2013.0087
T Circuits Devices Syst., pp. 1–9oi: 10.1049/iet-cds.2013.0087
ISSN 1751-858X
Analytical model for CMOS cross-coupled LC-tankoscillatorMojtaba Daliri, Mohammad Maymandi-Nejad
Electrical Engineering Department, Integrated Systems Laboratory, Ferdowsi University of Mashhad, Mashhad
91775-1111, Iran
E-mail: [email protected]; [email protected]
Abstract: Periodic steady-state behaviour of cross-coupled LC-tank oscillator is of critical importance in ultra-low power, low-voltage transceiver circuits. Understanding the major factors affecting amplitude, oscillation frequency and power consumptionwould lead to more optimised oscillator design particularly for short-range wireless transceivers. This study presents a newapproach for evaluating the amplitude of the main component, oscillation frequency and power consumption of cross-coupledLC-tank oscillator. Three major factors, affecting oscillator functionality are examined. In order to obtain a general designmethodology, the effects of oscillator parameters such as transistors’ sizes, inductor and capacitor values are investigated. Anintuitive discussion about oscillator behaviour and a design procedure are presented. The theoretical results are verified bycircuit simulations in the 0.18 µm CMOS process.
1 Introduction
Oscillators are one of the most common functional blocks incommunication systems. Integrated LCvoltage-controlled-oscillators (VCOs) are used to up- anddown-convert signals and have particular importance infully integrated transceivers [1]. Proper estimation ofamplitude and oscillation frequency is a key factor inachieving suitable performance for a VCO [2, 3]. Owing tothe fact that a VCO is a non-linear circuit, during thedesign phase, it is difficult to accurately predict the outputvoltage, oscillation frequency and power consumption.Therefore a comprehensive analysis which clearly definesthe relations between oscillation amplitude, oscillationfrequency and power consumption is of critical importanceto the designer. Phase noise is another important parameterin the design of oscillators. However, in short rangebio-implantable transceivers phase noise would be lessproblematic and the designer can trade it with otherparameters like power consumption.Some of the previous analytical works on oscillators relate
the amplitude of oscillation to bias current and parasiticparallel resistance of the LC tank. In [4, 5] a complex set ofequations requiring mathematical computer aided solutionsare used for estimating the amplitude. In other works, suchas [5–8] the operation of oscillators are analysed under twodifferent regimes:
† Current-limited regime where single-ended peak amplitudeis proportional to bias current times tank parallel losses.† Voltage-limited regime where the amplitude is limited bysupply voltage.
In these two regimes, the effects of inductance andcapacitance values are not considered and the onlyimportant parameter affecting amplitude is considered to bethe parasitic losses of the LC tank. A major drawback ofthese analyses is that the effect of cross-coupled transistorsin determining oscillation amplitude and frequency isignored. Moreover, in these works, the border betweenthese two regimes is not clarified. In this paper, we willdefine this border and behaviour of the oscillator in thesetwo regimes is described.Another parameter affecting oscillation amplitude is
oscillation frequency. The effect of frequency on amplitudeis not considered in most analytical approaches. Thefrequency variations lead to amplitude changes, hence, anFM to AM modulation happens in many oscillators. ThisFM to AM conversion is more apparent especially inshort-range oscillator transmitters in which the oscillator isdirectly connected to the antenna [9]. In [7], an equation isderived for oscillation amplitude. However, in the equationfor the amplitude, the effect of frequency variation is notconsidered.In [10], the LC tank of an oscillator is analysed using
perturbation analysis to find out the effect of varactornon-linearity on oscillation frequency. It is shown that thenon-linearity of the oscillator varactor changes thefrequency in a way which is different from what is obtainedfrom the well known 1/
����LC
√equation. A similar approach
is taken in [11] to examine the effect of mismatch.However, the non-linearity of transistors is not considered.In this paper, an analytical method is presented that
provides a quantitative understanding of output voltageamplitude, oscillation frequency and power consumptionand will allow us to design an optimised CMOS oscillator.
1© The Institution of Engineering and Technology 2013
Fig. 2 Oscillator half circuit model
www.ietdl.org
The analysis approach focuses on the effects of transistorssizes, inductance and capacitance values. According to thederived equations, a discussion about oscillator functionalityis presented and finally a design procedure for havingminimum power consumption is presented. This paper isorganised as follows. In Section 2, the model of the CMOSoscillator used in this paper is introduced. Analyticalrelations for transistor current and output voltage are derived,too. The oscillation frequency and the effects of oscillatorparameters are discussed in detail in Section 3. Section 4 isfocused on power consumption. The behaviour of theoscillator in the two above mentioned working regimes isdiscussed in Section 5. A design procedure to minimisepower consumption for a specific oscillation frequency andoutput voltage amplitude is presented in Section 6. Finally,conclusions are drawn in Section 7.2 Output voltage amplitude
The schematic of the VCO studied in this work and itsequivalent circuit model are shown in Figs. 1a and b,respectively. According to Fig. 1a the oscillator consists oftwo identical cascaded sections whose outputs are 180° outof phase. The two transistors of the VCO are modelled bytwo non-linear current sources as shown in Fig. 1b. Theresistor R in this model is the series resistance of theinductor. In our analysis, we would like to replace the seriescombination of R and L with its equivalent parallelcombination (Req and Leq). If the quality factor of the RLCtank is high, this conversion can be achieved using thefollowing equations
Req = R 1+ Q2L
( )(1)
Leq = LQ2
L + 1
Q2L
[ ](2)
where QL is the quality factor of the inductor (L) and can befound from
QL = XL
R= L v
R(3)
To obtain the analytical equations, we consider a half circuitmodel for the oscillator as demonstrated in Fig. 2. In this
Fig. 1 CMOS VCO
a Cross-coupled LC-tank CMOS oscillatorb Oscillator analytical model
2© The Institution of Engineering and Technology 2013
figure, Leq is the equivalent parallel inductance of the LCtank at the frequency of ω, and C is the total capacitance atthe output node including the varactor, parasitic capacitanceof transistors and load capacitance. Req is the equivalentparallel resistance of the inductors at the frequency of ω. iS1is a non-linear current source by which a transistor ismodelled.Since the two outputs of the oscillator are 180° out of
phase, the two output voltages of Fig. 1a can be expandedin a Fourier series as the following
Vn = A0 +∑1n=1
Ancos(nv t)+∑1n=1
Bnsin(nv t) (4)
VP = A0 +∑1n=1
(−1)nAncos(nvt)
+∑1n=1
(−1)nBnsin(nvt) (5)
where A0, An and Bn are the Fourier series coefficients.Fig. 3 shows the typical waveform of the drain current of
M1, which is modelled by iS1 in Fig. 2. In general, the outputcurrents of transistors are not symmetric. Therefore neither An
nor Bn coefficients can be assumed zero. Although the current
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
Fig. 3 Waveform of the current of the oscillator transistor
Fig. 4 Ratio of second harmonic to first harmonic amplitudes fordifferent values of inductance and transistors size values
www.ietdl.org
is not symmetric, in many works, the symmetry of transistorcurrent is assumed for the sake of simplicity [5].Owing to the fact that MOSFETs are acting like switches,
we can approximately consider the transistor current to bezero for half of each period, that is, 0≤ t≤ T/2 (Fig. 3).During the second half period (T/2≤ t≤ T ) the transistor ison and passes through the saturation region very rapidlyand remains in the triode region for most of the time. Forsimplicity, here it is assumed that the transistor is in thetriode region during the second half cycle and its currentcan be obtained from the following equation
iS1 = mnCoxW
LGVP − VT
( )Vn −
1
2V 2n
[ ](6)
where µn is inversion layer mobility, Cox is gate oxidecapacitance per unit area, VT is threshold voltage, and Wand LG are the width and length of M1, respectively.To check the validity of the above assumption, the current
of transistor represented by (6) is drawn in Fig. 3 by thedashed line. Comparing the current obtained from (6)(dashed line) and the exact current obtained from simulation(bold line), it is clear that when the transistor is on, (6)faithfully represents the actual transistor current. Hence, wewill use (6) for the half period when the transistor is on andassume the current is zero for the other half period.Since the drain current is periodic, it can be represented by
the Fourier series as the following
is1 = a0 +∑1n=1
ancos(nvt)+∑1n=1
bnsin(nvt) (7)
In (7), an and bn are given by
an =v
p
∫(p/v)0
0 cos(nvt) dt +∫(2p/v)(p/v)
is1(t)cos(nvt) dt
[ ]
bn =v
p
∫(p/v)0
0 sin(nvt) dt +∫(2p/v)(p/v)
is1(t)sin(nvt) dt
[ ]
(8)
Now using the half circuit model of Fig. 2, the nth harmonicof the output voltage in (4) could be computed by multiplyingthe nth harmonic of the output current by the outputimpedance.
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
Using this method, 2n equations for 2n variables, that is,A1, …, An, and B1, …, Bn, can be obtained. Solving these2n equations, all An and Bn coefficients can be found.However, solving these 2n equations simultaneously interms of circuit parameters are very complicated and theresults would not convey any useful qualitative informationabout the amplitude of the output voltage harmonics. Toovercome this problem, we assume that the second andhigher order harmonic can be neglected. Fig. 4 shows theratio of the amplitude of the second harmonic to theamplitude of the first harmonic for different values ofinductance and transistors sizes. As shown in Fig. 4, in theworst case, the first harmonic is nearly five times largerthan the second harmonic. Assuming that the amplitude ofhigher order harmonics decreases as the harmonic orderincreases, we can ignore the harmonics and use thefollowing equation to obtain the amplitude of the maincomponent. Although this technique does not provide anyinformation about the amplitudes of harmonics, it canestimate the amplitude of the main component quiteaccurately as will be seen later. Therefore for the sake ofsimplicity, Fourier series of (4) and (5) and (7) aresimplified to the following equation
Vn(t) = A0 + A1cos(vt)+ B1sin(vt)
VP(t) = A0 − A1cos(vt)− B1sin(vt)
is1(t) = a0 + a1cos(vt)+ b1sin(vt)
(9)
Therefore the output voltage is equal to
Vn(t) = −Req is1(t)
⇒ A0 + A1cos(vt)+ B1sin(vt)
= −Req a0 + a1cos(v t)+ b1sin(v t)( )
(10)
According to (10), the Fourier series coefficients of the outputcurrent could be found as a function of the output voltageFourier components. That is
A1 = −Reqa1
B1 = −Reqb1(11)
3© The Institution of Engineering and Technology 2013
www.ietdl.org
Using (6), (8), (9) in (11) and solving for A1 and B1 leads toA1 =���������������A0 A0 − 2VT
( )√(12)
B1 =p
4A0 + VT
( )− p
2xReq(13)
where x = µnCoxW/LG and A0 is the DC component of theoutput voltage (A0≃ VDD if the series resistance isnegligible). According to (12) and (13) in order to find theamplitude of the main component the parameter A0 shouldbe known. Unfortunately, finding an exact equation for A0
is a non-trivial task and the result is so complicated that itwould not be very useful for designing the oscillator. Oneway to overcome this problem is to assume A0 ≃ VDD. Abetter approximation for A0 can be found by assuming thatA0 is less than VDD by an amount equal to the DC voltagedrop across the series resistance of the inductor (R).According to Fig. 1b A0 can approximately be estimated from
A0 = VDD − R ID = VDD − R1
2x A0 − VT
( )2(14)
A0 = VT +����������������������1+ 2Rx VDD − VT
( )√− 1
Rx(15)
Fig. 5 Amplitude of the main component
a Amplitude of first harmonic against transistors sizes. C = 10 pF, L = 5 nH, R = 5b Amplitude of first harmonic against the variation of inductance values. C = 10 pFc Amplitude of first harmonic against the variation of capacitance values. L = 5 nH
4© The Institution of Engineering and Technology 2013
and the amplitude of the main component is
first harmonic h1 =���������A21 + B2
1
√(16)
In order to check the accuracy of (12), (13) and (15) inestimating the amplitude of the main component the maincircuit parameters; that is, the capacitance, inductance andtransistor sizes, are varied over a relatively large range andthe amplitude is obtained from simulations and calculation.The results are illustrated in Fig. 5. As can be seen in thisfigure, (12), (13) and (15) predict the amplitude of the maincomponent quite accurately. The error in all cases is lessthan 10%. Also, note that assuming A0 ≃ VDD is a goodestimate when the size of transistors or the value of thecapacitance is changed.The variations of oscillation frequency (ω) affect Req and
thus B1 in (13), that is, higher ω results in a bigger Req andsmaller B1. Therefore the value of oscillation frequencyplays a critical role in determining the first harmonicamplitude.
3 Frequency of oscillation
In this section, the non-linear behaviour of transistors will beconsidered in determining oscillation frequency. As will beshown later in this section, transistor non-linearity has aconsiderable effect on oscillation frequency of thecross-coupled LC-tank oscillator. According to the circuitmodel of Fig. 1b for the oscillator of Fig. 1a, the following
Ω, aspect ratio = 100 µm/0.18 µm, R = 5 Ω, aspect ratio = 100 µm/0.18 µm
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
www.ietdl.org
differential equation can be easily obtained for the outputvoltage Vn.LCd2 Vn
dt2+ RC
dVn
dt+ Vn = VDD − L
dis1dt
− Ris1 (17)
Fig. 6 shows two cycles of the two output voltages of theoscillator. The crossing point of the two voltages is denotedby K0 which is smaller than the supply voltage (VDD).According to. 3, for one half period of the output voltage,M1 turns off and is1(t) = 0.Ignoring the effect of the inductor’s parasitic resistance the
differential (17) can be simplified to (18). Solving (18) leadsto (19)
LCd2Vn
dt2+ Vn = VDD (18)
Vn(t) = VDD + K1sin(v t)+ K2cos(v t) (19)
In (19), ω is equal to 1/����LC
√ = 2p/T . Note that (19) is validonly for the time period in which the current is zero (Tn/2 inFig. 6). The difference between T and Tn (refer to Fig. 6) is 2t.Hence, in order to find an exact value for oscillationfrequency t should be calculated.Referring to Fig. 6 and assuming the time origin is where
the voltage Vn is equal to VDD, the coefficient K2 in (19)should be zero. Therefore (19) can be simplified to thefollowing equation
Vn(t) = VDD + K1sin(v t) (20)
The parameter t can be obtained from (20) by setting Vn(t= t) = K0, leading to
t = −����LC
√sin−1 VDD − K0
K1
( )(21)
As shown in Fig. 6, the period of the output voltage of theoscillator (Tn) can be found as the following
Tn2
= p
v+ |2t| ⇒ Tn = 2p
����LC
√
+ 4����LC
√sin−1 VDD − K0
K1
( )(22)
Therefore oscillation frequency is found from the
Fig. 6 Two output voltages of oscillator
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
following equation
vn =2p
Tn= 2p����
LC√
2p+ 4 sin−1 VDD − K0/K1
( )( ) (23)
To check the validity of the above equation the oscillator issimulated with different parameters in SPICE. Fig. 7illustrates the oscillation frequency obtained from (23) andcompares it with simulation results. As can be seen inFig. 7, there is a reasonable agreement between circuitsimulations and (23). In Fig. 7, in the calculation offrequency using (23), the value of K0 is obtained fromsimulation and K1 is approximated by the first harmonicamplitude.Also shown in Fig. 7 is the oscillation frequency obtained
from the well known equation of 1/������LCtot
√in which Ctotal is
the total capacitor at the output node. As can be seen, there isa relatively large discrepancy between the value obtainedfrom simulation and 1/
������LCtot
√. It is typically stated that the
reason for this discrepancy is the non-zero resistance of theinductor. Simulations of the oscillator with R = 0 and R =5 Ω show that for both cases the difference between thecurve of 1/
������LCtot
√and simulations are considerable. This
shows that the main reason for the oscillation frequency tobe different from 1/
������LCtot
√is the inherent non-linearity of
the oscillator. According to (21), the oscillation frequencywill be 1/
������LCtot
√only if we can make K0 equal to VDD.
This cannot be achieved in practice when the effect ofnon-linearity is large.Referring to (23), K0 plays a critical role in determining
oscillation frequency and without knowing the value of K0
the frequency cannot be calculated. K0 is a quantitativeparameter of oscillator non-linearity. When the non-linearityof the oscillator is increased, the difference between VDD
and K0 increases, too. Finding an equation for K0 is adifficult task. Instead, we have run many simulations withdifferent circuit parameters to obtain an empirical equationfor K0. The values of K0 obtained from these simulationsare illustrated in Fig. 8.Using curve fitting, we have found the following empirical
equation for K0
K0 =j���W
√��C4
√��L4
√ (24)
where ξ is a constant coefficient that needs to be found onlyonce by simulation. When ξ is found from simulation, (24)
Fig. 7 Oscillation frequency against transistor sizes (L = 5 nH,C = 10 pF)
5© The Institution of Engineering and Technology 2013
Fig. 9 Oscillation frequency is obtained from (23) and (24)
a Oscillation frequency against transistors’ sizes, C = 10 pF, L = 5 nH,R = 5 Ωb Oscillation frequency against the variation of inductance values, C = 10 pF,aspect ratio = 100 µm/0.18 µmc Oscillation frequency against the variation of capacitance values, L = 5 nH,R = 5 Ω, aspect ratio = 100 µm/0.18 µm
Fig. 8 K0 value in (20)
a Against the variation of inductance values for three different aspect ratios(C = 10 pF, LG = 0.18 µm and VDD = 1.8 V)b Against the variation of capacitor values for three different aspect ratios(L = 20 nH, LG = 0.18 µm and VDD = 1.8 V)
www.ietdl.org
can be used for other circuit parameters to obtain K0 and tofind the oscillation frequency.To verify (24), the oscillation frequency is obtained from
(23) and (24) and is compared with simulations. The resultsare illustrated in Fig. 9. These curves clearly show theaccuracy of (23) and (24). In these calculations thecoefficient ξ is equal to 0.052.According to (24), K0 is proportional to 1/
���W
√(LG = 0.18
µm). As mentioned above, K0 is an indication of thenon-linearity of the oscillator. Hence, transistors with higheraspect ratios lead to a smaller K0 and consequently morenon-linearity. As the non-linearity of the circuit increases,(23) gives the frequency of oscillation more accurately than1/
������LCtot
√.
As (24) indicates, K0 is an increasing function of thecapacitor value. This means increasing the capacitance leadsto less non-linearity and the oscillation frequency will becloser to the ideal value of 1/
������LCtot
√. The inductor has an
opposite effect on the non-linearity of the oscillator and asL is chosen larger the non-linearity increases. Note that thesize of transistors has the greatest effect on the non-linearitycompared with the capacitor and inductor.
4 Power consumption
In order to have a quantitative estimation of the oscillatorpower dissipation, the DC current drawn from supply bythe oscillator should be obtained. According to (7), a0 is theDC component of each transistor current. Using (6)–(8) a0is equal to
a0 = a x− b
x+ g (25)
6© The Institution of Engineering and Technology 2013
where
a = 1
12816− 3p2( )
A0 + VT
( )2 + 64A0 VT + 16V 2T
[ ]
b = 12p2
R2eq
, g = A0 + VT
Req12p2 − 64( )
If we ignore the variation of A0, α is constant and (25) couldbe written as the following
a0 = a x︸︷︷︸(1)
− 12p2
R2eqx︸�︷︷�︸(2)
+ g′
Req︸︷︷︸(3)
(26)
where γ′ = A0 + VT·(12π2− 64). As can be seen in (26), the
DC current of each transistor depends on the size oftransistors (x) and the equivalent parallel resistance of theLC tank. The total power consumption of the oscillator cannow be found as the following
Pav = 2VDDa0 (27)
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
www.ietdl.org
Fig. 10 shows the effect of transistors sizes, as well asinductor and capacitor values on power dissipation of theoscillator.5 Discussion
In [8], two operating modes are defined for an oscillator, thatis,
† Current-limited or inductance-limited regime.† Voltage-limited regime.
In the current-limited regime, the tank amplitude linearlygrows with the bias current until the oscillator enters thevoltage-limited regime. In the voltage-limited regime, theamplitude is limited to a voltage, which is determined bysupply voltage and/or a change in the operation mode ofactive devices (e.g. MOS transistors entering triode region).In the current-limited regime, the tank amplitude grows
with L for given a Etank and ω0 as indicated in [8]. In thisregion, the inductance can be supposed to be theindependent variable and it is possible to describe theoscillator behaviour as a function of L. This alternativedenomination will facilitate the understanding of varioustradeoffs in oscillator design throughout this work. Oncethe tank amplitude reaches Vlimit, it stops increasing withfurther increase of the inductance and the oscillator willenter the voltage-limited regime as before and increasingthe inductance value only increases the non-linearity of thecircuit and changes the oscillation frequency [(23) and (24)].To investigate this phenomena, a series of calculations for
different values of inductance and current is performed using
Fig. 10 Effect of transistors sizes, as well as inductor andcapacitor values
a Power consumption against transistors sizes. C = 10 pF, L = 5 nH, R = 5 Ωb Power consumption against the variation of inductance values. C = 10 pF,aspect ratio = 100 µm/0.18 µmc Power consumption against the variation of capacitance values. L = 5 nH, R= 5 Ω, aspect ratio = 100 µm/0.18 µm
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
(12), (13), (16) and (25) for a constant oscillation frequency.To keep the oscillation frequency constant, the production ofL and C is kept constant (ω is assumed to be 1/
����LC
√). For ten
different inductance values (from 1 to 10 nH) the width oftransistors is swept and the values of the first harmonic andthe DC current (a0) are obtained. The calculation results areshown in Figs. 11 and 12.According to Fig. 11, increasing the bias current for low
inductance values leads to larger output voltage amplitude.For large inductance values, increasing the bias current doesnot have any major effect on the amplitude of the voltage.Since the bias current is mainly determined by the size of
transistors, the current limited regime can be viewed from adifferent perspective, that is, the transistors sizes can beused as the independent variable instead of bias current.As shown in Fig. 12, the output voltage amplitude depends
on the size of transistors only for small inductance values andwhen the inductance values are increased, the output voltageis approximately constant and transistors’ sizes do not haveany major effects on voltage amplitude.Based on (12) and (13), three parameters (A0, x and Req)
determine the values of A1 and B1. A0 is not a strongfunction of transistors sizes. It can be assumed to beconstant; consequently A1 and the first part of B1 in (13)will be approximately constant. The second part of (13) isan inverse function of both x and Req. Small value ofinductance leads to a smaller value of series resistance (R)and consequently Req, therefore B1 will be a stronger
Fig. 11 Variations of output voltage amplitude with regards toinductance value and bias current
Inductance value is swept from 1 to 10 nH by 1 nH increment. ( f = 1.5 GHzand is kept constant and the aspect ratios of transistors are equal to 100 µm/0.18 µm)
Fig. 12 Variations of output voltage amplitude with regards toinductance value and transistors sizes
Inductance value is swept from 1 to 10 nH by 1 nH increment. ( f = 1.5 GHzand is kept constant and the aspect ratios of transistors are equal to 100 µm/0.18 µm)
7© The Institution of Engineering and Technology 2013
www.ietdl.org
function of x or transistors sizes. When the inductance isincreased, the second part of (13) becomes smaller and itdoes not have any critical effect on B1 and the value of firstharmonic will be approximately constant [according to (1)and (3), if the Q and ω are constant, Req is a direct functionof R which is increased by increasing the inductance value].In [8], two important concepts of ‘waste of inductance’ and‘waste of power’ in the voltage-limited regime are defined. Inthis work, two similar concepts of ‘waste of inductance’ and‘waste of transistors sizes’ are presented. Increasing L beyondthe value that puts the oscillator at the edge of thevoltage-limited regime will degrade the noise performancein proportion to the excess inductance [8], and hence willresult in waste of inductance. Similarly, increasing thetransistors sizes which lead to a higher bias current inexcess of the value that places the oscillator at theborderline of the two regimes will not improve the noiseperformance of the oscillator and therefore induces themore commonly appreciated concept of waste of power [8].The borderline of these two regimes can be obtained from(13). When the second part in (13) becomes very smallerthan the first part, oscillator enters the voltage-limitedregime. Therefore the condition of entering thevoltage-limited regime is
xReq ≫2
A0 + VT(28)
A smaller inductance results in better noise performance for agiven bias current [8]. The optimum inductance for optimumnoise performance is obtained when the design lies at theverge of the tank amplitude or startup constraint.Another effect of increasing the inductance value is on
oscillation frequency. According to (23) and (24), a largerinductance leads to a smaller K0 (or higher non-linearitybehaviour) and therefore more frequency error occurs for aconstant production of L and C. The variations ofoscillation frequency as a function of inductance andtransistors sizes are shown in Fig. 13. According to Fig. 13,the minimum achievable inductance value is desirable tohave more precise oscillation frequency.
6 Design procedure
Design constraints for a LC VCO are imposed on powerdissipation, output voltage swing, frequency tuning range,startup condition and die area.
Fig. 13 Variations of output voltage oscillation frequency withregards to inductance value and transistors sizes
Inductance value is swept from 1 to 10 nH by 1 nH increment (production ofL and C is kept constant for f = 1.5 GHz and the aspect ratios of transistors areequal to 100 µm/0.18 µm)
8© The Institution of Engineering and Technology 2013
First, the maximum power constraint is imposed in theform of the maximum bias current drawn from a givensupply voltage, that is
VsupplyIbias ≤ PDC,MAX (29)
Second, the tank amplitude is required to be larger than acertain value determined by the succeeding stage.The tuning range of a VCO is required to be in excess of a
certain minimum percentage of the centre frequency, ω0. TheLC tank is made tunable by implementing the capacitor of theLC tank using a varactor.Finally, the on-chip spiral inductors take a relatively large
area. Therefore the length of the edge of the square inwhich the inductor is laid out should be smaller than aspecified value (d < dmax) [8].Now, according to the above mentioned constraints, a
design procedure is presented. The goal of the design is todevelop a LC VCO which meets the above constraints withminimum power. The design procedure is as follows:
(i) For a certain oscillation frequency (for a constantproduct of L and C ) and according to (12), (13) and (16)a set of curves similar to Fig. 12 can be plotted. Thesecurves show the amplitude of the output voltage as afunction of the inductance and transistor sizes. Then, thecrossing points of the line specifying the desiredamplitude and the curves show the appropriate range ofinductance and transistors sizes when the requiredamplitude can be achieved. According to the previoussection, the smallest values of inductance and transistorssizes are the best choices.(ii) According to the obtained values of stage (i) and (23),(24), the oscillation frequency as a function of the capacitoris obtained. Then, by solving the non-linear (23), the valueof C for a specific oscillation frequency is achieved.
7 Conclusion
In order to obtain a better understanding of the cross-coupledoscillator, analytical equations were obtained in this paper.Based on these equations it is possible to estimate the effectof different circuit parameters on oscillation amplitude andfrequency. For the frequency, an empirical equation wasfound by curve fitting which has an excellent agreementwith simulations. Using this equation, it was shown that thenon-linearity of the transistors has a great effect onoscillation frequency and makes it different from what isobtained from the well known 1/
������LCtot
√equation.
According to the equations, a discussion about the circuitbehaviours were presented and a design procedure forhaving minimum power is introduced.
8 References
1 Sheng, W., Xia, B., Emira, A.E., et al.: ‘A 3-V, 0.35-µm CMOSBluetooth receiver IC’, IEEE J. Solid-State Circuits, 2003, 38, (1),pp. 30–42
2 Di Pascoli, S.: ‘Fundamental limits to power consumption of LCsubthreshold oscillator’, Electron. Lett., 2008, 44, (1), pp. 13–14
3 Kamarudin, M.R., Nechayev, Y.I., Hall, P.S.: ‘Antennas for on-bodycommunication systems’. Proc. IEEE Int. Workshop on AntennaTechnology: Small Antennas and Novel Metamaterials, 7–9 March2005, pp. 17–20
4 Mansour, M.M., et al.: ‘Analysis techniques for obtaining the steady-state solution of MOS LC oscillators’. IEEE ISCAS, May 2004,pp. 1173–1181
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
www.ietdl.org
5 Huang, Q.: ‘Phase noise to carrier ratio in LC oscillators’, IEEE Trans.Circuits Syst. I, 2000, 47, pp. 965–9806 Buonomo, A., Lo Schiavo, A.: ‘Large-signal analysis of CMOS – LC
VCOs’. IEEE ECCTD, May 2007, pp. 994–9977 Fahs, B., Gamand, P., Berland, C.: ‘A continuous analysis of the oscillation
amplitude in MOS LC-VCOs’. IEEE ICM, December 2010, pp. 196–1998 Ham, D., Hajimiri, A.: ‘Concepts and methods in optimization of
integrated LC VCOs’, IEEE J. Solid-State Circuits, 2001, 36,pp. 896–909
IET Circuits Devices Syst., pp. 1–9doi: 10.1049/iet-cds.2013.0087
9 Yates, D.C., Holmes, A.S.: ‘Preferred transmission frequency forsize-constrained ultralow-power short-range CMOS oscillatortransmitters’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2009, 56, (6)
10 Buonomo, A., Lo Schiavo, A.: ‘Finding the tuning curve of a CMOS –LC VCO’, IEEE Trans. Circuits Syst. II, Express Briefs, 2008, 55, (9),pp. 887–891
11 Buonomo, A., Lo Schiavo, A.: ‘The effect of parameter mismatches onthe output waveform of an LC-VCO’, Int. J. Circuit Theory Appl., 2010,38, (5), pp. 487–501
9© The Institution of Engineering and Technology 2013