Post on 22-Jan-2018
● Lower cost of development in respect to ASIC
● Adaptability of applied filters/analysis
● Reconfiguration for newer/different interfaces
5
Facebook https://www.facebook.com/beye.project/
Twitter https://twitter.com/BEye_NECSTLab
Politecnico di Milano, NECST lab for Xilinx Open Hardware Contest 2016 #XOHW16