Rationale behind FPGA

7
Irene Fidone - Marco Bacis - Lara Cavinato -

Transcript of Rationale behind FPGA

Irene Fidone - Marco Bacis - Lara Cavinato -

1

2

3

10X

4

4X

● Lower cost of development in respect to ASIC

● Adaptability of applied filters/analysis

● Reconfiguration for newer/different interfaces

5

Facebook https://www.facebook.com/beye.project/

Twitter https://twitter.com/BEye_NECSTLab

Politecnico di Milano, NECST lab for Xilinx Open Hardware Contest 2016 #XOHW16