Post on 13-Apr-2018
7/24/2019 Feedback Expt #2
1/14
Introduction to PSPICEExperiment # 2
By
May Anne Joy J. Alamida
ECE41
Feedac! and Control "aoratory2ndSemeter 2$1% & 2$1'
(ate Sumitted) January 1*+ 2$1'
7/24/2019 Feedback Expt #2
2/14
ABSTRACT:
,-i experiment+ entitled I/,0(C,I/ , PSPICE3+ -a a main purpoe to
ecome amiliar 5it- t-e ue and capailitie o PSpice ot5are6 to learn to ue it to ait
tudent in t-e analyi o circuit+ and to imulate aic electronic circuit uin7 t-e aid
ot5are. ,-e ot5are i already intalled in t-e computer o e8ery tation. ,-i experiment i
di8ided into t-ree part o ta! 5-ic- ac9uire t-ree dierent type o circuit :one or eac- ta!;+
uc- a (C Bia Point+ (C S5eep+ < AC S5eep or /oie+ to e contructed and imulated. In
order to dra5 t-e c-ematic+ 5e run t-e pro7ram CAP,0E. =ere+ it i not needed to ully ue
t-e capacity o CAP,0E ince t-e de8ice ued 5ere reitor+ capacitor+ diode+ tranitor
and 8ariou independent>dependent ource dependin7 on 5-at i needed and neceary. It i
7ood to !no5 t-at CAP,0E -a exteni8e ymol lirarie and include a ully inte7rated
ymol editor or creatin7 your o5n ymol or modiyin7 exitin7 ymol. ,-e experiment
ac9uire aic procedure to ait t-e tudent and o e8ery tep 5a cautiouly ollo5ed and
done. ,-e re9uired circuit made or e8ery ta! 5a imulated and t-e output data 5a oer8ed+
alo+ t-e needed 8alue o component :i a!ed; 5ere determined. In addition+ 8ariou analye
o electronic circuit include re9uency repone+ nodal 8olta7e+ ranc- current+ operatin7
point o tranitor 5ere accumulated or e8ery ta! dependin7 only on 5-at i ein7 a! and
5-at i needed. ,-e t-eoretical concept or t-e re9uency repone 5ere alo oer8ed and
calculated manually. A it 5a -o5n on t-e yielded data+ it can e concluded t-at PSpice&aed
experiment in learnin7 aic po5er electronic circuit 5a conducted ucceully. ,-e reult
-o5 t-at t-e tudent 5a atiied 5it- t-i approac- and t-ereore+ 5e can ay t-at t-e
o?ecti8e o t-i experiment 5ere ucceully attained.
7/24/2019 Feedback Expt #2
3/14
INTRODUCTION:
rCA( i a proprietary ot5are tool uite ued primarily orelectronic dei7n
automation:E(A;. ,-e ot5are i ued mainly y electronic dei7n en7ineer and electronic
tec-nician to create electronic c-ematic and electronic print or manuacturin7 printed circuit
oard. rCA( Capture i a c-ematic captureapplication+ and part o t-e rCA( circuit dei7n
uite. nli!e/I Multiim+ Capture doe not contain in&uilt imulation eature+ ut
exportnetlitdata to t-e imulator+ rCA( EE. Capture can alo export a -ard5are decription
o t-e circuit c-ematic to@erilo7or @=("+ and netlit to circuit oard dei7ner uc- a
rCA( "ayout+ Alle7ro+ and ot-er. Capture include a component inormation ytem :CIS;+
t-at lin! component pac!a7e ootprint data or imulation e-a8ior data+ 5it- t-e circuit ymol
in t-e c-ematic. Capture include a ,C">, criptin7 unctionality t-at allo5 uer to 5rite
cript+ t-at allo5 cutomiation and automation. Any ta! perormed 8ia t-e I may e
automated y cript. ,-e rCA( Capture Mar!etplace enale cutomer to -are and ell add&
on and dei7n reource. Suc- add&on can cutomie t-e dei7n en8ironment and add eature
and capailitie. Capture can interace 5it- any dataae 5-ic- complie
5it-MicrootD(BCtandard etc. (ata in an M0P+ E0P+ orP(Mytem can e directly
acceed or ue durin7 component deciion&ma!in7 proce.
https://en.wikipedia.org/wiki/Electronic_design_automationhttps://en.wikipedia.org/wiki/Electronic_design_automationhttps://en.wikipedia.org/wiki/Schematic_capturehttps://en.wikipedia.org/wiki/NI_Multisimhttps://en.wikipedia.org/wiki/Netlisthttps://en.wikipedia.org/wiki/Veriloghttps://en.wikipedia.org/wiki/VHDLhttps://en.wikipedia.org/wiki/Microsofthttps://en.wikipedia.org/wiki/Open_DataBase_Connectivityhttps://en.wikipedia.org/wiki/Material_Requirements_Planninghttps://en.wikipedia.org/wiki/Enterprise_resource_planninghttps://en.wikipedia.org/wiki/Product_Data_Managementhttps://en.wikipedia.org/wiki/Electronic_design_automationhttps://en.wikipedia.org/wiki/Electronic_design_automationhttps://en.wikipedia.org/wiki/Schematic_capturehttps://en.wikipedia.org/wiki/NI_Multisimhttps://en.wikipedia.org/wiki/Netlisthttps://en.wikipedia.org/wiki/Veriloghttps://en.wikipedia.org/wiki/VHDLhttps://en.wikipedia.org/wiki/Microsofthttps://en.wikipedia.org/wiki/Open_DataBase_Connectivityhttps://en.wikipedia.org/wiki/Material_Requirements_Planninghttps://en.wikipedia.org/wiki/Enterprise_resource_planninghttps://en.wikipedia.org/wiki/Product_Data_Management7/24/2019 Feedback Expt #2
4/14
BODY
RESULTS:
7/24/2019 Feedback Expt #2
5/14
7/24/2019 Feedback Expt #2
6/14
7/24/2019 Feedback Expt #2
7/14
7/24/2019 Feedback Expt #2
8/14
7/24/2019 Feedback Expt #2
9/14
7/24/2019 Feedback Expt #2
10/14
7/24/2019 Feedback Expt #2
11/14
7/24/2019 Feedback Expt #2
12/14
7/24/2019 Feedback Expt #2
13/14
DISCUSSION:
In t-i experiment+ t-e tudent -a done t-e t-ree dierent ta! 7i8en t-at manipulate t-e
dierent !ind o electronic circuit uc- a normal (C circuit and common emitter circuit 5it-
t-e Bia Point+ (C S5eep+ and AC S5eep or /oie dependin7 on 5-at i neceary+ t-rou7- t-e
ue o t-e PSpice ot5are+ 5it- certain re9uirement and condition or eac- part. For t-e
normal (C circuit 5-ic- re9uire t-e ia point+ t-e 8olta7e o e8ery reitor and e8ery node 5a
diplayed ater contructin7 and imulatin7 t-e circuit. =ere+ t-e 8olta7e 5ere computed
t-eoretically and manually y uin7 t-e ormula @I0 and -a8in7 8alue o reitor and
current+ 8olta7e 5ere ac9uired. ,-e 8alue t-at 5ere computed manually and imulated rom
t-e PSpice 5ere exactly t-e ame and at time+ only 8ary on mall decimal place. ,-i i alo
t-e ame concept or t-e nodal 8olta7e 5-ic- 5a ac9uired ater c-an7in7 t-e 8alue o (C
upply. ,-e (C S5eep 5a not done and imulated in t-i experiment due to error on t-e
procedure and t-e circuit 7i8en. For AC S5eep imulation+ a common emitter ampliier circuit
5a contructed and t-e re9uency repone and domain o t-i 5a manipulated. =ere+ t-e
re9uency needed or t-e 5a8e to e executed 5ere et to 1 to 1$$me7a -a8in7 a point o 1$$. It
5a oer8ed t-at t-e 5a8e ac9uired or t-i matter 5a a -al 5a8e.
7/24/2019 Feedback Expt #2
14/14
CONCLUSION:
Ater conductin7 t-e experiment+ t-e tudent 5a ale to e amiliar 5it- t-e PSpice
ot5are and ome o it capailitie and imulate aic electronic circuit uin7 PSpice. A or
loo!in7 rom t-e 7at-ered data+ it can e concluded t-at t-e PSpice ot5are i a 7reat tool or
intrument to manipulate t-e aic component o a circuit includin7 it re9uency repone and
domain ince t-e output t-at 5a imulated i 8ery imilar to t-e t-eoretical concept o t-e circuit
7i8en. It can alo e concluded t-at uin7 t-i pro7ram i 8ery eicient and le time&conumin7
ecaue it 7i8e you e8eryt-in7 t-at i need or contructin7 a deired circuit t-rou7- t-e uilt&in
unction it ac9uire. Alo+ t-e tool to e ued or contructin7 and manipulatin7 t-e repone a
deired circuit can e eaily een rom t-e 5or!in7 pace 5-ic- ma!e it 8ery proicient to ue.
,-e 7at-ered data atiy t-e t-eoretical concept and t-ereore+ t-e o?ecti8e o t-i experiment
5ere ucceully attained.