F-14 “Tomcat” Microprocessor Chip Set Ray Holt ©Copyright 1998-2014 Ray M. Holt ALL RIGHTS...

Post on 15-Dec-2015

227 views 4 download

Tags:

Transcript of F-14 “Tomcat” Microprocessor Chip Set Ray Holt ©Copyright 1998-2014 Ray M. Holt ALL RIGHTS...

F-14 “Tomcat”F-14 “Tomcat”Microprocessor Chip SetMicroprocessor Chip Set

Ray Holt

©Copyright 1998-2014 Ray M. Holt ALL RIGHTS RESERVED

Available DocumentsAvailable Documents

• FirstMicroprocessor.com First revealed in 1998 (30 year secret)

Design notebook (excerpts)

This slide show

Original design paper – 1971

(approved by IEEE Computer Design Magazine in 1970)

“Analysis” paper – 1998

Wall Street Journal article

Electronic Business article

Smithsonian Museum Air & Space Magazine

“From Dust to the Nano Age” Leo Sorge

This TalkThis Talk

• My Career Experiences after Cal Poly

• My path to Cal Poly and to the F-14

• Engineering of the Microprocessor Chip Set

• Q & A

Career ExperiencesCareer Experiences

1968 – 70

Garrett-AiResearch CorpAircraft & Space Systems

Design EngineerF-14 Central Air Data Computer

Career ExperiencesCareer Experiences

1971 – 73

American MicroSystemsIntegrated Circuit ManufacturerSenior Logic Design Engineer

Calculators chipsMicroprocessors chips(AMI 7200 and 7300)

Career ExperiencesCareer Experiences

1974 – 80Microcomputer Associates, Inc. 1974-78

Honeywell/Synertek Corp 1979-80

System manufacturer & Publisher

Co-Founder, Vice-President

Microcomputer Digest

Jolt, Super Jolt, SYM system cards

First computer-controlled Pinball “Lucky Dice”

First Handheld chess

Radio Shack prototype

1974 -1976 1974 -1976 Microcomputer DigestMicrocomputer Digest

1974 JOLT1974 JOLT

1975 Super JOLT1975 Super JOLT

1976 Super Jolt, RAM, 1976 Super Jolt, RAM, Audio CardAudio Card

1975 SYM-11975 SYM-1

1975 SYM-11975 SYM-1

Bonnie Sullivan, programmer for SYM-1: “I worked on the software for the SYM-1 project, and I can add some details.

The software was written by Nelson Edwards and students in Walla Walla. They hand-assembled the 6502 code.

There was an option to have the SYM-1 with Microsoft Basic. Bill Gates himself came to see us and provided the Basic. He was arrogant, baby-faced, and he wrote buggy code, then refused to believe that it didn't work.

I think he assembled it with macros in a PDP-10 assembler. We would provide him with hardware specs, he would customize Basic, send us the code, we would burn an EPROM, and it wouldn't work. "That's impossible!", he would say, despite the fact that he didn't have the hardware, so he hadn't tested it.

1982 US NAVY Robart I1982 US NAVY Robart I

Career ExperiencesCareer Experiences

1981 – 83Digital Optics Corp

Optical / Laser Scanner ManufacturerVP Engineering & Manufacturing

3-D Laser Scanner“Indiana Jones and the Last Crusade”

“Return of the Jedi”Product won Academy Award for Special Effects

Career ExperiencesCareer Experiences

1983 - PresentCornerstone Computers

Owner2nd Software Distributor

Custom Systems (programming and system integration.)

Medical, dental, manufacturers, video storesBusiness consultant & Trainer

Website developer & HostEducation Curriculum Developer & Teacher

1981 Software Distribution1981 Software Distribution

Technology Education in Rural Mississippi

• Robotics

• Web Page Design

• Intro to Logic Design

• Intro to Computers

• PowerPoint

80 students

4 locations in MS

Ages 10 -17

Engineering & Robotics Competitions

13th in World Competition.

Highest Ranked 1st Year Team.

2013

How Did I Get Cal Poly?How Did I Get Cal Poly?

• Born & Raised in Compton CA• Encouraged not to enter engineering• All F’s my 1st year of community

college• Worked on a garbage dump• Decided I had better go back to college• Attended the University of Idaho

Forestry to Cal PolyForestry to Cal Poly

• University of Idaho Forestry Major & R.O.T.C. Army Ranger Unit

Junior ready to graduate

Took Physics of Electricity at Dean's request

Forestry to Cal PolyForestry to Cal Poly

• Cal Poly Pomona Electronic Engineering Major

Tubes to transitors

Junior year: took Switching Theory as elective

Cal Poly to F-14Cal Poly to F-14

• Garrett AiResearch Engineering Hired to design amplifiers for aircraft audio Only one in department with computer class

Special project: Mechanical – Electronic Computer

Microcomputer HistoryMicrocomputer History

1990's• Embedded processors• Pentiums 100Mhz – 3Ghz+ • 486’s 30Mhz – 100Mhz• 386 10Mhz – 50Mhz• Windows• MS Office (Word, PowerPoint, etc.)

Microcomputer HistoryMicrocomputer History

1980’s• 286’s 4Mhz – 20Mhz • IBM PC introduced (1981)

Time “Man of the Year”• DOS Operating System• Wordstar Word Processor• Lotus 1-2-3 Spreadsheet

Microcomputer HistoryMicrocomputer History

1970’s• 1977 - Radio Shack TRS-80• 1977 - Commodore Pet• 1977 - Apple I / KIM / SYM• 1975 - Intel 8080 CPU• 1975 - Microsoft Basic/Altair/Jolt/SYM• 1973 - CP/M Operating System• 1972 - Intel 4004 CPU

Microcomputer HistoryMicrocomputer History

1968• Apollo 7 & 8 Launched• Intel Founded• IBM 8” Floppy Drive• Bill Gates turned 13• F-14 Microprocessor design started

Make A New

Integrated Circuit Computer

From A

ElectromechanicalComputer

The Big ChallengeThe Big Challenge

F4 Phantom CADCF4 Phantom CADC

Companies InvolvedCompanies Involved

Prime Contractor:

Grumman AircraftSubContractor:

Garrett AiResearchIntegrated Circuits:

American MicroSystems

The TeamThe Team

2 – Computer Logic Designers3 – High-level Programmers

4 – Analog Designers1 – Applied Mathematician

1 – Test / Mfg Engineer3 – Electronic Technicians

2 – Draftsmen4 – Managers

5 – Integrated Circuit Engineers(American MicroSystems)

Started: June 1968

Completed: June 1970

1st Flight: Dec 21, 1970

Design Time FrameDesign Time Frame

1st Flight1st Flight

December 21, 1970

F-14 “Tom Cat” CADCF-14 “Tom Cat” CADC

Dual Redundant

• 2 - computers

• 2 - power supplies

• 4 - quartz sensors

• 2 - sets A/D and D/A

Computer (CADC)Computer (CADC)Design ConstraintsDesign Constraints

• Size: 40 sq inches for microprocessor• Power: 10 watts• Cost: $3,000-$5,000• Temperature: -55 to +125 deg C• Provide data for control & firing of 6 Phoenix

/ Sidewinder missiles at the same time• Others: Acceleration, mechanical shock,

reliability, project schedule

F-14 In-FlightF-14 In-Flight

• Three minute YouTube Video http://www.youtube.com/watch?v=yhyprrof0JM

• Observe the various positions of the wings. They are 100% computer controlled.

• Observe the dynamic flow of air across the plane. The computer is constantly correcting for stability.

• When there is a cloud formation around the plane it is breaking the sound barrier (the Danger Zone)

What Is A C.A.D.C.?What Is A C.A.D.C.?

A Flight Computer to:

• compute and display– altitude– air speed– vertical speed– mach number– temperature

A Flight Computer to:

• compute and control

– wing speed, position, and rate

– maneuver flap position

– glove vane position

– angle of attack correction

A Flight Computer to:

• provide other critical flight information

– real-time data to other systems

(weapons and communications)

– in-flight self-diagnostics

– redundant switchover to dual system

State-of-the-ArtState-of-the-Art in 1968? in 1968?

The Technology

TTL Bipolar - high power

MOS logic modules - too many packages

LSI - new, not proven

CADC Block DiagramCADC Block Diagram

MicroprocessorMicroprocessorSelf Test FunctionsSelf Test Functions

• In-Flight Diagnostics

– 100% of all connections/data paths– 100% of all ROM bits– 100% non-arithmetic circuits– 98% all arithmetic unit single failures– dual redundant system– pilot notification

RequiredRequiredArithmetic CalculationsArithmetic Calculations

6th Order Polynomials F(x) = a6x6+a5x5 +a4x4 +a3x3 +a2x2 +a1x1+a0

x = input from sensors or stored values

We implemented using Horner’s Rule

F(x) = (- - - ((a0 x + a1) x + a2) x + - - -

MicroprocessorMicroprocessorData StructureData Structure

Number System

• fractional fixed point computation

• two’s complement arithmetic

• 20 bit data length (based on flight requirements)

MicroprocessorMicroprocessorTechnologyTechnology

• high level of integration - P Channel MOS

• minimum package and lead count

• lowest possible power

• mil spec temp range -55C to +125C

MicroprocessorMicroprocessorDesign DecisionsDesign Decisions

• serial instruction and data transfer

• distributive instruction command

• ‘pipeline’ instruction and arithmetic

• ROM master/slave instructions

• ROM built-in counter and conditional jump

MicroprocessorMicroprocessorF-14 System DiagramF-14 System Diagram

MicroprocessorMicroprocessorSystem TimingSystem Timing

• 375Khz Clock, 2.66 us bit time

• One word = 20 bit times or 53.3 us

• Operation time - two words

• 512 Op times - computational Cycle

• 18.3 Cycles per second

• 9370 Op times per second for each

computational unit

MicroprocessorMicroprocessorFunctional UnitsFunctional Units

• Parallel Multiplier Unit (PMU)

• Parallel Divider Unit (PDU)

• Special Logic Function (CPU)

• Data Steering Unit (SLU)

• Random Access Memory (RAM)

• Read-Only Memory Unit (ROM)

Computational Computational RequirementsRequirements

Req/Sec Max/CU

• Multiply (20-bit) 5490 9370• Divide (20-bit) 1922 9370• Add/Sub (20-bit) 293 9370• Limits Comparisons 1373 9370 • Square Roots 73 *• Logical And/Or 26 *• IF Transfers 72 9370• Discrete inputs/output 842 9370• A/D and D/A I/O 695 9370

Microprocessor Chip Set Microprocessor Chip Set PMU FunctionsPMU Functions

• 20-bit parallel multiplier

• three internal storage registers

• ‘pipelined’ overlap I/O and operation

• Booth’s multiply algorithm

• 53.3 μs multiply / 53.3 μs transfer

• continuous operation

PMU

Microprocessor Chip Set Microprocessor Chip Set PDU FunctionsPDU Functions

• 20-bit parallel divider

• three internal storage registers

• ‘pipelined’ overlap I/O and operation

• Non-restoring division algorithm

• 53.3 μs divide / 53.3 μs transfer

• continuous operation

PDU

Microprocessor Chip Set Microprocessor Chip Set CPU FunctionsCPU Functions

• logical and arithmetic operations

• Gray code conversions

• three internal storage registers

• ‘pipelined’ overlap I/O and operation

• 53.3 μs multiply / 53.3 μs transfer

• 4-bit instruction word

CPU

Microprocessor Chip Set Microprocessor Chip Set SLU FunctionsSLU Functions

• three channel digital data multiplexer

• 16 inputs - 3 channels out

• four inputs combined for arithmetic

operations

• 53.3 μs operation / 53.3 μs command

• 15-bit instruction word

SLU

Microprocessor Chip Set Microprocessor Chip Set RAM FunctionsRAM Functions

• sixteen 20-bit static registers

• random access read-write storage

• 53.3 μs I/O time

• 5-bit instruction word

RAM

Microprocessor Chip Set Microprocessor Chip Set ROM FunctionsROM Functions

• 2560-bit random access/sequential access

fixed memory - 128 words x 20-bits

• can parallel eight ROM’s for 1024 words

• program counter - cleared / +- increment /

hold / external

• data out / parity out

• 20-bit instruction word

ROM

Microprocessor Microprocessor Technology Spec’sTechnology Spec’s

CHIP DEVICES SIZE PKG # USED TOTAL

PMU 1063 150 x 153 24 pin 1 1063

PDU 1241 141 x 151 24 pin 1 1241

CPU 743 120 x 130 24 pin 1 743

SLU 771 128 x 133 24 pin 3 2313

RAM 2330 115 x 130 14 pin 3 6990

ROM 3268 143 x 150 14 pin 19 62092

TOTAL 28 74442

PMU

PDU

CPU

SLU

RAM

ROM

MicroprocessorMicroprocessorInstruction SetInstruction Set

• PMU - continuous - co-processor

• PDU - continuous - co-processor

• CPU - 16 instructions

• SLU - 48 instructions

• RAM - 32 instructions

• Executive ROM - 37 instructions

TOTAL = 133 instructions

MicroprocessorMicroprocessorEquations - Angle of AttackEquations - Angle of Attack

MicroprocessorMicroprocessorNumeric Scaling - Angle of AttackNumeric Scaling - Angle of Attack

MicroprocessorMicroprocessorEquation Flow - Angle of AttackEquation Flow - Angle of Attack

MicroprocessorMicroprocessorProgram Flow - Angle of AttackProgram Flow - Angle of Attack

MicroprocessorMicroprocessorTypical Binary Coding SheetTypical Binary Coding Sheet

MicroprocessorMicroprocessorInitial Programming AidsInitial Programming Aids

• No assembler

• No compiler

• No simulator

• No debugger

• No hardware prototype

MicroprocessorMicroprocessorTesting/Computer AidsTesting/Computer Aids

• Failure analysis simulation

(circuit logic level simulation) • Programming simulation

(chip level with timing)• Card deck for ROM masking• Program flow chart• Flight test software changes• Hardware prototype for real testing

Simulator/Debugger Output Values Report

ROM Binary Programming Report

Program Flowchart Report from Plotter

Hardware Prototype of F-14 CADC

Dual Quartz Sensors

Simulated Pilot Display from CADC

General Design General Design AccomplishmentsAccomplishments

1st microprocessor chip set

1st aerospace microprocessor

1st fly-by-wire flight computer

1st military microprocessor

1st production microprocessor

1st fully integrated chip set microprocessor

1st 20-bit microprocessor

Specific Design Specific Design AccomplishmentsAccomplishments

1st microprocessor with built-in programmed self-test and redundancy1st microprocessor in a digital signal (DSP) application1st with execution pipeline1st with parallel processing1st integrated math co-processors1st Read-Only Memory (ROM) with a built-in counter

11stst Time with F-14 Time with F-14Nov 2012Nov 2012

1970 - 2006

F-14 “Tomcat”