Circuitos Digitales II The General Computer Architecture The MIPS single-cycle datapath Semana No.8...

Circuitos Digitales IICircuitos Digitales II

The General Computer ArchitectureThe MIPS single-cycle datapath

Semana No.8Semana No.8Semestre 2008-2Semestre 2008-2

Prof. Eugenio DuqueProf. Eugenio Duqueeaduque@udea.edu.co

Prof. Gustavo PatiñoProf. Gustavo Patiñogpatino@udea.edu.co

Departamento de Ingeniería ElectrónicaDepartamento de Ingeniería Electrónica

Facultad de IngenieríaFacultad de Ingeniería

The General Computer Architecture

An overview of the cpu’s Datapath unit: The single-cycle datapath as an introduction to the

multicycle (pipeline) datapath.

Departamento de Ing. Electrónica Circuitos Digitales II Universidad de Antioquia

2008-2

General Computer Architecture Having studied numbers, combinational and

sequential logic, and assembly language programming, we begin the study of the overall computer system.

2008-2

The ALU or DataPathThe ALU or DataPath

2008-2

The Central Processor Unit (CPU)

2008-2

The ALU

2008-2

The MIPS computer : An example of “Bit-Slicing”

The MIPS 32-bit ALU processing unit is simply an amalgam 0f 32 1-bit processors.

2008-2

ALU components

2008-2

ALU components (…cont)

2008-2

The Program Counter Architecture

2008-2

More ALU components

2008-2

ALU Arquitecture for Processing

2008-2

More ALU components – Data Memory

2008-2

The Sign Extender

2008-2

Data Bus Connection in a Load Instruction

2008-2

Data Bus Connection in a Store Instruction

2008-2

Branch Instructions

2008-2

Conditional Branch Circuit

2008-2

Jump Instruction

2008-2

Jump ALU Path

2008-2

Combining the Elements to Make a Complete ALU

2008-2

Data Buses and ALU Register/Register Functions

2008-2

Load/Store Functions (Read or Write)

2008-2

Adding the Instruction Fetch Circuit

2008-2

Completing ALU Design

2008-2

The “Single-Cycle” ALU

What we have accomplished in this “ALU design” is to come up with all the processing hardware necessary to implement the MIPS instruction set.

Note that we have NOT considered the control circuits (that tell the ALU what to do), and will cover those next lecture.

This basic MIPS processor design is referred to as the “single cycle ALU” (or sometimes the “single cycle CPU”). Why is this?

The reason is that this MIPS CPU (more or less the original implementation of the MIPS instructions) is designed so that ANY instruction can be processed in one cycle of the CPU clock.

Lets consider how this “single cycle” CPU works.

2008-2

The “Single-Cycle” ALU (…cont)

Consider what happens when the clock “ ticks.” The PC is already updated. The instruction at memory location [PC] is retrieved. [PC] →[PC+4] Instruction is decoded/registers are identified (operands). Register output buses send data into ALU; ALU function is identified. Register data “flows through” the ALU and is processed. (In loads/stores, data memory is accessed for load or store.) The memory or ALU results are stored back in a register, if necessary.

Since the ALU is basically combinational logic, the “ tick” of the clock governs ALU register behavior, which times the process.

A single clock cycle is from rising to rising or falling to falling edge of the clock. Let us use falling to falling as the reference (remember: a master-slave ff’s output changes on the falling edge of the lock).

2008-2

Single Cycle Timing

2008-2

Single Cycle Timing (…cont)

2008-2

ALU Design Summary

Circuitos Digitales II The General Computer Architecture The MIPS single-cycle datapath Semana No.8...

Documents

Transcript of Circuitos Digitales II The General Computer Architecture The MIPS single-cycle datapath Semana No.8...

Duque Deviseo

FSM With Datapath

Datapath Components and the Datapath Introduction Have ...

Pharma v Duque

Datapath 1 Notes

JAVIER DUQUE - PORTFOLIO.pdf

1 Circuitos Digitales II Introducción al VHDL Semana No.3 Semestre 2008-2 Prof. Gustavo Patiño gpatino@udea.edu.co Prof. Eugenio Duque eaduque@udea.edu.co.

Datapath elements - people.cs.pitt.edu

Demis duque

SDD Datapath Commands

Datorteknik DatapathControl bild 1 Designing a Single Cycle Datapath & Datapath Control.

Full Multicycle Datapath

Datapath Design II

Datapath Functional Units

Datapath Design

ORACLE - iuacj.edu.uy · UTA Universidad de Tarapacá Edgar Estupiñán Pulido (Chile) rrii.director@uta.cl UdeA Universidad de Antioquía (Colombia) Carlos Mario Duque Duque cmario.duque@udea.edu.co

Pipelined Datapath

Andree duque hiper

Datapath Design III

Andrés Marín L. Feb de 2011 amarin@udea.edu.co INTERNET.