Post on 20-Dec-2015
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 11
ELEC 5970-003/6970-003 (Fall 2006)ELEC 5970-003/6970-003 (Fall 2006)Low-Power Design of Electronic CircuitsLow-Power Design of Electronic Circuits
(ELEC 5270/6270)(ELEC 5270/6270)
Power Consumption in a CMOS CircuitPower Consumption in a CMOS Circuit
Vishwani D. AgrawalVishwani D. AgrawalJames J. Danaher ProfessorJames J. Danaher Professor
Department of Electrical and Computer Department of Electrical and Computer EngineeringEngineering
Auburn UniversityAuburn Universityhttp://www.eng.auburn.edu/~vagrawalhttp://www.eng.auburn.edu/~vagrawal
vagrawal@eng.auburn.eduvagrawal@eng.auburn.edu
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 22
Components of PowerComponents of Power DynamicDynamic
Signal Signal transitionstransitions
Logic activityLogic activity GlitchesGlitches
Short-circuitShort-circuit StaticStatic
LeakageLeakage
Ptotal = Pdyn + Pstat
Ptran + Psc + Pstat
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 33
Power of a Transition: Power of a Transition: PPtrantran
VVDDDD
GroundGround
CL
Ron
R=large
vi (t) vo(t) ic(t)
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 44
Charging of a CapacitorCharging of a Capacitor
V C
R
i(t) v(t)
Charge on capacitor, q(t) = C v(t)
Current, i(t) = dq(t)/dt = C dv(t)/dt
t = 0
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 55
i(t) = C dv(t)/dt = [V – v(t)] /R dv(t) V – v(t) ─── = ───── dt RC
dv(t) dt∫ ───── = ∫ ──── V – v(t) RC
-t ln [V – v(t)] = ── + A
RC
Initial condition, t = 0, v(t) = 0 → A = ln V -t
v(t) = V [1 – exp(───)]
RC
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 66
-t v(t) = V [1 – exp( ── )]
RC
dv(t) V -ti(t) = C ─── = ── exp( ── )
dt R RC
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 77
Total Energy Per Charging Total Energy Per Charging Transition from Power SupplyTransition from Power Supply
∞ ∞ V2 -tEtrans = ∫ V i(t) dt = ∫ ── exp( ── ) dt
0 0 R RC
= CV2
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 88
Energy Dissipated per Energy Dissipated per Transition in ResistanceTransition in Resistance
∞ V2 ∞ -2tR ∫ i2(t) dt = R ── ∫ exp( ── ) dt 0 R2 0 RC
1= ─ CV2
2
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 99
Energy Stored in Charged Energy Stored in Charged Capacitor Capacitor
∞ ∞ -t V -t∫ v(t) i(t) dt = ∫ V [1-exp( ── )] ─ exp( ── ) dt0 0 RC R RC
1= ─ CV2
2
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1010
Transition PowerTransition Power Gate output rising transitionGate output rising transition
Energy dissipated in pMOS transistor = Energy dissipated in pMOS transistor = CV CV 22/2/2 Energy stored in capacitor = Energy stored in capacitor = CV CV 22/2/2
Gate output falling transitionGate output falling transition Energy dissipated in nMOS transistor = Energy dissipated in nMOS transistor = CV CV 22/2/2
Energy dissipated per transition = Energy dissipated per transition = CV CV 22/2/2 Power dissipation:Power dissipation:
Ptrans = Etrans α fck = α fck CV2/2
α = activity factor
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1111
Components of PowerComponents of Power DynamicDynamic
Signal Signal transitionstransitions
Logic activityLogic activity GlitchesGlitches
Short-circuitShort-circuit StaticStatic
LeakageLeakage
Ptotal = Pdyn + Pstat
Ptran + Psc + Pstat
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1212
Short Circuit Current, Short Circuit Current, iiscsc((tt))
Time (ns)0 1
Amp
Volt
VDD
isc(t)
0
Vi(t)Vo(t)
VDD - VTp
VTn
tB tE
Iscmaxf
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1313
Peak Short Circuit CurrentPeak Short Circuit Current Increases with the size (or gain, Increases with the size (or gain, ββ) of ) of
transistorstransistors Decreases with load capacitance, CDecreases with load capacitance, CLL
Largest when CLargest when CLL= 0= 0 Reference: M. A. Ortega and J. Figueras, Reference: M. A. Ortega and J. Figueras,
“Short Circuit Power Modeling in “Short Circuit Power Modeling in Submicron CMOS,” Submicron CMOS,” PATMOS PATMOS ’96, Aug. ’96, Aug. 1996, pp. 147-166.1996, pp. 147-166.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1414
Short-Circuit Energy per Short-Circuit Energy per TransitionTransition
EEscf scf ==∫∫ttBB
ttE E VVDDDD i iscsc((tt))dt = dt = ((ttEE – t – tBB)) I IscmaxfscmaxfVVDD DD /2/2
EEscfscf = t = tff ((VVDD DD - - ||VVTpTp|| - V- VTnTn)) I Iscmaxf scmaxf /2/2
EEscrscr = t = trr ((VVDD DD - - ||VVTpTp|| - V - VTnTn)) I Iscmaxr scmaxr /2/2
EEscfscf = 0, when V = 0, when VDDDD = = ||VVTpTp|| ++ V VTnTn
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1515
Short-Circuit EnergyShort-Circuit Energy
Increases with rise and fall times of Increases with rise and fall times of inputinput
Decreases for larger output load Decreases for larger output load capacitancecapacitance
Decreases and eventually becomes Decreases and eventually becomes zero when zero when VVDDDD is scaled down but the is scaled down but the
threshold voltages are not scaled threshold voltages are not scaled downdown
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1616
Short-Circuit Power Short-Circuit Power CalculationCalculation
Assume equal rise and fall timesAssume equal rise and fall times Model input-output capacitive Model input-output capacitive
coupling (Miller capacitance)coupling (Miller capacitance) Use a spice model for transistorsUse a spice model for transistors
T. Sakurai and A. Newton, “Alpha-power T. Sakurai and A. Newton, “Alpha-power Law MOSFET model and Its Application to Law MOSFET model and Its Application to a CMOS Inverter,” a CMOS Inverter,” IEEE J. Solid State IEEE J. Solid State CircuitsCircuits, vol. 25, April 1990, pp. 584-594., vol. 25, April 1990, pp. 584-594.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1717
Short Circuit PowerShort Circuit Power
Psc = α fck Esc
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1818
PPscsc vs. vs. CC
C (fF)
Decreasing Input rise time3ns
0%
45%
0.5ns
Psc
/Pto
tal
0.7μ CMOS
35 75
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 1919
PPscsc, Rise Time and , Rise Time and CapacitanceCapacitance
VVDDDD
GroundGround
CL
Ron
R=large
vi (t) vo(t) ic(t)+isc(t)
tftr vo(t)───
R↑
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2020
iiscsc, Rise Time and , Rise Time and CapacitanceCapacitance
-tVDD[1- exp(─────)]
vo(t) R↓tf (t)CIsc(t) = ──── = ──────────────
R↑tf (t) R↑tf (t)
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2121
iiscmaxscmax, Rise Time and , Rise Time and CapacitanceCapacitance
Small C Large C
tf
1────R↑tf (t)
iscmax
vo(t) vo(t)
i
t
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2222
PPscsc, Rise Times, Capacitance, Rise Times, Capacitance
For given input rise and fall times For given input rise and fall times short circuit power decreases as short circuit power decreases as output capacitance increases.output capacitance increases.
Short circuit power increases with Short circuit power increases with increase of input rise and fall times.increase of input rise and fall times.
Short circuit power is reduced if Short circuit power is reduced if output rise and fall times are smaller output rise and fall times are smaller than the input rise and fall times.than the input rise and fall times.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2323
Technology ScalingTechnology Scaling
Scaling down 0.7 micron by factors 2 Scaling down 0.7 micron by factors 2 and 4 leads to 0.35 and 0.17 micron and 4 leads to 0.35 and 0.17 micron technologiestechnologies
Constant electric field assumedConstant electric field assumed
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2424
Constant Electric Field Constant Electric Field ScalingScaling
B. Davari, R. H. Dennard and G. G. B. Davari, R. H. Dennard and G. G. Shahidi, “CMOS Scaling for High Shahidi, “CMOS Scaling for High Performance and Low Power—The Performance and Low Power—The Next Ten Years,” Next Ten Years,” Proc. IEEEProc. IEEE, April , April 1995, pp. 595-606.1995, pp. 595-606.
Other forms of scaling are referred to Other forms of scaling are referred to as constant-voltage and quasi-as constant-voltage and quasi-constant-voltage.constant-voltage.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2525
Bulk nMOSFETBulk nMOSFET
n+
p-type body (bulk)
n+
L
W
SiO2
Thickness = tox
Gate
SourceDrain
Polysilicon
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2626
Technology ScalingTechnology Scaling A scaling factor (A scaling factor (S S ) reduces device dimensions ) reduces device dimensions
as 1/as 1/SS.. Successive generations of technology have Successive generations of technology have
used a scaling used a scaling S S = = √2√2, doubling the number of , doubling the number of transistors per unit area. This produced 0.25transistors per unit area. This produced 0.25μμ, , 0.180.18μμ, 0.13, 0.13μμ, 90nm and 65nm technologies, , 90nm and 65nm technologies, continuing on to 45nm and 30nm.continuing on to 45nm and 30nm.
A 5% gate shrink (A 5% gate shrink (SS = 1.05) is commonly = 1.05) is commonly applied to boost speed as the process matures.applied to boost speed as the process matures.
N. H. E. Weste and D. Harris, CMOS VLSI Design, Third Edition, Boston:Pearson Addison-Wesley, 2005, Section 4.9.1.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2727
Constant Electric Field Constant Electric Field ScalingScaling
Device ParameterDevice Parameter ScalingScaling
Length, Length, LL 1/1/SS
Width, Width, WW 1/1/SS
Gate oxide thickness, Gate oxide thickness, ttoxox 1/1/SS
Supply voltage, Supply voltage, VVDDDD 1/1/SS
Threshold voltages, Threshold voltages, VVtntn, V, Vtptp 1/1/SS
Substrate doping, Substrate doping, NNAA SS
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2828
Constant Electric Field Scaling Constant Electric Field Scaling (Cont.)(Cont.)
Device CharacteristicDevice Characteristic ScalinScalingg
ββ W / W / ((L tL toxox)) SS
Current, Current, IIdsds ββ ((VVDDDD – V – Vt t ) ) 22 1/1/SS
Resistance, Resistance, RR VVDDDD/ I/ Idsds 11
Gate capacitance, Gate capacitance, CC W L / tW L / toxox 1/1/SS
Gate delay, Gate delay, ττ RCRC 1/1/SS
Clock frequency, Clock frequency, ff 11/ / ττ SS
Dynamic power per gate,Dynamic power per gate, P P CV CV 2 2 ff 1/1/S S 22
Chip area,Chip area, A A 1/1/S S 22
Power densityPower density P/AP/A 11
Current densityCurrent density IIds ds /A/A SS
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 2929
Technology Scaling ResultsTechnology Scaling Results
Input tr or tf (ns)1%
70%
Psc
/Pto
tal
L=0.7μ, C=40fF
0.4 1.6
12%
L=0.35μ, C=20fF
L=0.17μ, C=10fF
60%
4%
16%
37%
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3030
Effects of Scaling DownEffects of Scaling Down 1-16% short-circuit power at 0.7 micron1-16% short-circuit power at 0.7 micron 4-37% at 0.35 micron4-37% at 0.35 micron 12-60% at 0.17 micron12-60% at 0.17 micron Gate delay and rise/fall times decrease with Gate delay and rise/fall times decrease with
scaling and that prevents short-circuit power scaling and that prevents short-circuit power from increasing.from increasing.
Reference: S. R. Vemuru and N. Steinberg, Reference: S. R. Vemuru and N. Steinberg, “Short Circuit Power Dissipation Estimation for “Short Circuit Power Dissipation Estimation for CMOS Logic Gates,” CMOS Logic Gates,” IEEE Trans. on Circuits and IEEE Trans. on Circuits and Systems ISystems I, vol. 41, Nov. 1994, pp. 762-765., vol. 41, Nov. 1994, pp. 762-765.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3131
Summary: Short-Circuit Summary: Short-Circuit PowerPower
Short-circuit power is consumed by each Short-circuit power is consumed by each transition (increases with input transition transition (increases with input transition time).time).
Reduction requires that gate output Reduction requires that gate output transition should not be faster than the input transition should not be faster than the input transition (faster gates can consume more transition (faster gates can consume more short-circuit power).short-circuit power).
Increasing the output load capacitance Increasing the output load capacitance reduces short-circuit power.reduces short-circuit power.
Scaling down of supply voltage with respect Scaling down of supply voltage with respect to threshold voltages reduces short-circuit to threshold voltages reduces short-circuit power; completely eliminated when power; completely eliminated when VVDD DD ≤ |≤ |VVtptp|+|+VVtntn . .
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3232
Components of PowerComponents of Power
DynamicDynamic Signal transitionsSignal transitions
Logic activityLogic activity GlitchesGlitches
Short-circuitShort-circuit StaticStatic
LeakageLeakage
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3333
Leakage PowerLeakage Power
IG
ID
Isub
IPT
IGIDL
n+ n+
GroundVDD
RDrainSource
Gate
Bulk Si (p)
nMOS Transistor
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3434
Leakage Current Leakage Current ComponentsComponents
Subthreshold conduction, Subthreshold conduction, IIsubsub
Reverse bias pn junction conduction, Reverse bias pn junction conduction, IIDD Gate induced drain leakage, Gate induced drain leakage, IIGIDLGIDL due to due to
tunneling at the gate-drain overlaptunneling at the gate-drain overlap Drain source punchthrough, Drain source punchthrough, IIPTPT due to short due to short
channel and high drain-source voltagechannel and high drain-source voltage Gate tunneling, Gate tunneling, IIGG through thin oxide; through thin oxide; may may
become significant with scalingbecome significant with scaling
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3535
Subthreshold CurrentSubthreshold Current
Isub = μ0 Cox (W/L) Vt2 exp{(VGS –VTH ) / nVt }
μ0: carrier surface mobility
Cox: gate oxide capacitance per unit area
L: channel lengthW: gate widthVt = kT/q: thermal voltage
n: a technology parameter
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3636
IIDSDS for Short Channel Devicefor Short Channel Device
Isub= μ0 Cox(W/L)Vt2 exp{(VGS –VTH + ηVDS)/nVt}
VDS = drain to source voltage
η: a proportionality factor
W. Nebel and J. Mermet (Editors), Low Power Design in Deep Submicron Electronics, Springer, 1997, Section 4.1 by J. Figueras, pp. 81-104
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3737
Increased Subthreshold Increased Subthreshold LeakageLeakage
0 VTH’ VTH
Log
(Dra
in c
urre
nt)
Gate voltage
Scaled device
Ic
Isub
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3838
Summary: Leakage PowerSummary: Leakage Power Leakage power as a fraction of the total power Leakage power as a fraction of the total power
increases as clock frequency drops. increases as clock frequency drops. Turning Turning supply off in unused parts can save powersupply off in unused parts can save power..
For a gate it is a small fraction of the total For a gate it is a small fraction of the total power; it can be significant for very large power; it can be significant for very large circuits.circuits.
Scaling down features requires lowering the Scaling down features requires lowering the threshold voltage, which increases leakage threshold voltage, which increases leakage power; roughly doubles with each shrinking.power; roughly doubles with each shrinking.
Multiple-threshold devices are used to reduce Multiple-threshold devices are used to reduce leakage power.leakage power.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 3939
A Design ExampleA Design Example A battery-operated 65nm digital CMOS device is A battery-operated 65nm digital CMOS device is
found to consume equal amounts (found to consume equal amounts (P P ) of dynamic ) of dynamic power and leakage power while the short-circuit power and leakage power while the short-circuit power is negligible. The energy consumed by a power is negligible. The energy consumed by a computing task, that takes computing task, that takes TT seconds, is 2 seconds, is 2PTPT. .
Compare two power reduction strategies for Compare two power reduction strategies for extending the battery life:extending the battery life:
A.A. Clock frequency is reduced to half, keeping all other Clock frequency is reduced to half, keeping all other parameters constant.parameters constant.
B.B. Supply voltage is reduced to half. This slows the gates Supply voltage is reduced to half. This slows the gates down and forces the clock frequency to be lowered to down and forces the clock frequency to be lowered to half of its original (full voltage) value. Assume that half of its original (full voltage) value. Assume that leakage current is held unchanged by modifying the leakage current is held unchanged by modifying the design of transistors.design of transistors.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 4040
A. Clock Frequency A. Clock Frequency ReductionReduction
Reducing the clock frequency will reduce Reducing the clock frequency will reduce dynamic power to dynamic power to P P / 2, keep the static / 2, keep the static power the same as power the same as PP, and double the , and double the execution time of the task. execution time of the task.
Energy consumption for the task will be,Energy consumption for the task will be,
Energy = (Energy = (P P / 2 + / 2 + P P ) 2) 2TT = 3 = 3PTPT
which is greater than the original which is greater than the original 22PT.PT.
8/22/06 and 8/24/068/22/06 and 8/24/06 ELEC5970-003/6970-003 Lecture 2ELEC5970-003/6970-003 Lecture 2 4141
B. Supply Voltage ReductionB. Supply Voltage Reduction When the supply voltage and clock frequency When the supply voltage and clock frequency
are reduced to half their values, dynamic are reduced to half their values, dynamic power is reduced to power is reduced to P P / 8 and static power to / 8 and static power to P P / 2. The time of task is doubled and the / 2. The time of task is doubled and the total energy consumption is,total energy consumption is,
Energy = (Energy = (P P / 8 + / 8 + P P / 2) 2/ 2) 2TT = 5 = 5PT PT / 4 =1.25/ 4 =1.25PTPT The voltage reduction strategy reduces The voltage reduction strategy reduces
energy consumption while a simple energy consumption while a simple frequency reduction consumes more energy.frequency reduction consumes more energy.