Maurice Goodrick & Bart Hommels, University of Cambridge WP2.2 - Study of data paths on ECAL Slab Paths between VFE Chips and the FE Chip : Clock and Control.
WP2.2 - Study of data paths on ECAL Slab
