Global Timing Constraints FPGA Design Workshop. Objectives Apply timing constraints to a simple synchronous design Specify global timing constraints.
