Design and implementation of the memory management unit (MMU) of a 32-bit micro-controller; split cache of 32/32kByte; 4-way set-associative, LFU, Write-Through / Write-Allocate. With
5280: Squared Off (6/2011)
