xst
Azuro Ccopt White Paper
Innovation Decision Orchestration via Integrated Modeling & Simulation
Static sensitization Methods
Jan 4-8, 2008 VLSI Design Conference 1 Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation Yuanlin Lu Intel Corporation,
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 8: Timing Closure © KLMH Lienig 1 Chapter 8 – Timing Closure VLSI Physical Design:
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
Evaluating Robustness of Signal Timings for Conditions of Varying Traffic Flows 2013 Mid-Continent Transportation Research Symposium – August 16, 2013.
University of Texas at Dallas Systems Group Department of Computer Science Erik Jonsson School of Engineering and Computer Science The University of Texas.
Circuit-wise Buffer Insertion and Gate Sizing Algorithm with Scalability
XST Synthesis
Performance and RLC Crosstalk Driven Global Routing
