blk_mem_gen_ds512
IHP Im Technologiepark 25 15236 Frankfurt (Oder) Germany IHP Im Technologiepark 25 15236 Frankfurt (Oder) Germany © 2003 -
ECE 448 – FPGA and ASIC Design with VHDL Lecture 11 Xilinx FPGA Memories.