Algorithm and Architecture for a Low-Power Content Addressable Memory Based On Sparse Compression Technique
