Feb 15, 2006 VLSI D&T Seminar 1 VLSI/FPGA Design and Test CAD Tool Flow in Mentor Graphics (Automating the Concept-to-ASIC Design Process) Victor P. Nelson.
Mentor Graphics CAD Tools (select “eda/mentor” in user-setup on the Sun network*)
