Optimizing the layout and error properties of quantum circuits November 10 th, 2009 John Kubiatowicz [email protected]