The top documents tagged [properlyduring placement]

SANKEERNA: A LINEAR TIME, SYNTHESIS AND ROUTING AWARE, CONSTRUCTIVE VLSI PLACER TO ACHIEVE SYNERGISTIC DESIGN FLOW Copyright IJAET

---

670 views

9I6 IJAET0612689

---

143 views