Abdullah Aldahami (11074595) Jan 29, 2010 1. This paper propose a new resynthesis algorithm for FPGA area reduction. The existing resynthesis techniques.
ECE 667 - Synthesis & Verification 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Retiming.
