Layout Design Rule
MICROWIND3.1 DESIGN RULES FOR 45NM CMOS TECHNOLOGY
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.