After Tech. Mapping. 7. Circuit Level Design Buffer Chain Delay analysis of buffer chainDelay analysis considering parasitic capacitance,C p Ck,Pk: stage.
