Timer
Intro
19 October 20151 A Stable System Clock Generator Using Reference Clock Sampling Aatmesh Shrivastava Robust Low Power VLSI Group University of Virginia.
A Stable System Clock Generator Using Reference Clock Sampling
