Advanced Technology Laboratories page 1 Network Performance Monitoring at Small Time Scales Dina Papagiannaki, Rene Cruz, Christophe Diot.
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
Incorporating Reliability in SoC Flow
Robust Low Power VLSI R obust L ow P ower VLSI Aatmesh Shrivastava Taniya Siddiqua Incorporating Reliability in SoC Flow.
1 Congestion Performance Improvement in Wireless Sensor Networks (WSN) Junjie Xiong, Michael Lyu, Kam-Wing Ng The Chinese University of Hong Kong March.
Word-Size Optimization for Low Energy, Variable Workload Sub-threshold Systems Sudhanshu Khanna, Anurag Nigam ECE 632 – Fall 2008 University of Virginia.
Word-Size Optimization for Low Energy, Variable Workload Sub-threshold Systems
