Contemporary Design of High ADC
1 A Monolithic Low-Bandwidth Jitter- Cleaning PLL with Hitless Switching for SONET/SDH Clock Generation D. Wei, Y. Huang, B. Garlepp and J. Hein Silicon.
1 2 nd AMICSA Workshop – 1 & 2 September 2008 Linearity Performances Measurement of a Low Power 14-bit A / D Converter, tested in Representative Conditions.
Survey of Noise Performances and Scaling Effects in Deep Submicron CMOS Devices From Different Foundries
lec14
E.N. Spencer SCIPP-UCSC 18 May 2006 FEE Perugia Silicon Germanium BICMOS: Irradiation Resistance and Low Power Analog Applications 1 FEE2006 Workshop on.
May 14-16, 2008 NATW'2008 1 Probabilistic Soft Error Rate Estimation from Statistical SEU Parameters Fan Wang* Vishwani D. Agrawal Department of Electrical.
Burleson, UMASS1 Using System-on-a- Chip as a Vehicle for VLSI Design Education Andrew Laffely and Wayne Burleson Electrical and Computer Engineering University.
University of Siegen – Feb. 20, 2003 Angelo Rivetti – INFN Sezione di Torino VLSI electronics for the read-out of radiation sensors Angelo Rivetti – INFN.
Instrumentation Division September 7, 20151 SIDECAR ASIC @ ESO Reinhold J. Dorn and the IR detector department Instrumentation Division - European Southern.
LePIX : monolithic detectors in advanced CMOS
