Implementing Useful Clock Skew Using Skew Groups
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Brief Introduction To Teseda
Design and Implementation of Digital Code Lock Using Vhdl
physical design essentials
