CS 61C L27 Single Cycle CPU Datapath, with Verilog II (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia ddgarcia inst.eecs.berkeley.edu/~cs61c.