Report - A CMOS Mixed-Mode Sample-and-Hold Circuit for Pipelined ADCs.dl.ifip.org/db/conf/vlsi/vlsisoc2006s/JiangDY06a.pdf · 2014-08-10 · A CMOS Mixed-Mode Sample-and-Hold Circuit for Pipelined

Please pass captcha verification before submit form