04/22/23 UAH 1
COOLRUNNER IIREAL DIGITAL CPLD
Ravi Kumar VomminaCPE 695
04/22/23 UAH 2
Contents
• Introduction• Features• Architecture• Advanced Features• Applications• ISE 6.1 • Cool Runner II Family parameters
04/22/23 UAH 3
Introduction
• Reconfigurable Computing Platforms – Implementing algorithms directly in hardware– Parallelism nature of Hardware– Efficient Implementation
• FPGA (Field Programmable gate Array)– Configurable logic blocks and routing resources– CLB uses LUTs to implement Boolean functions– Inclusion of hard cores
• CPLD (Complex programmable logic device)– PLA , programmable AND plane,fixed OR plane– PAL, both AND and OR planes
04/22/23 UAH 4
X = A & B # CY = A & B # !C
PLAPLA: Requires only 3 pt’s!B CA
X Y
B CA
X YCan NOT share common logic
PAL: Requires 4 pt’s!
Indicates ‘unused’ junctionIndicates ‘used’ junction
Indicates ‘fixed’ junction
Common logic may be shared in Cool Runner II
Introduction
04/22/23 UAH 5
Cool Runner II Features
• Real Digital – patented design technology enabling high performance
and ultra low power consumption.– true CMOS both in process technology and design
technique• 1.8 V system, fastest low power CPLD using real digital
technology• 0.18u process technology CMOS CPLD• Static Icc of less than 100 micro amps at all times• 100% CMOS product term generation
04/22/23 UAH 6
Vin VoutCL
VDD
VDD VDD
Vin5 VDD Vin5 0
Vout Vout
Rn
Rp
CMOS inverter
CMOS
•In steady state there exist always a finite resistance path between Vout and either VDD or Ground.
•Ideal static power should be zero
•Small static power consumption exists due to leakage currents and sub threshold conduction that is < 100 micro amps
•Total power = dynamic+short circuit +static
•Short circuit current flow is due to the delay in rise and fall times of input.
•Dynamic power = C .VDD2/ 2 . f
04/22/23 UAH 7
DCBA
D
C
B
A CL
C3
C2
C1
Product term generation
Distributed RC model (Elmore delay)
tpHL = 0.69 Reqn(C1+2C2+3C3+4CL)
Design for speed: Alternative structures
04/22/23 UAH 8
100% CMOS Product Generation
Delay < 0.3ns
Delay < 0.1ns
04/22/23 UAH 9
Cool Runner Architecture – High Level View
04/22/23 UAH 10
Cool Runner II Macro cell view
04/22/23 UAH 11
Global Clock Signals
• Clock input is buffered that drives multiple internal global signal traces to deliver low skew and reduce loading delays
04/22/23 UAH 12
Recap
• High level View– 16 macro cells in a function block– Function blocks use PLA– Function blocks interconnect with advanced interconnect matrix – AIM is highly connected low power rapid switch
• Macro cell View– 56 product terms– 4 control terms, 3 product terms– One flipflop as (D,T or latch) , ( edge or dual edge triggered)– Xilinx software makes the choice when to choose product or
global or control term
04/22/23 UAH 13
Cool Runner-II I/O Characteristics
Programmable Output capabilities
• performed with software attributes
•Open drain with pull up
•Slew rate
04/22/23 UAH 14
Cool Runner II input view
Schmitt Trigger Input
04/22/23 UAH 15
Cool Runner II Input Characteristics
• Termination Options– Bus- Hold (Weak Keeper)– Pull-Up– CGND
• During power up device is in Quiescent state
04/22/23 UAH 16
Advanced Features – Data Gate
04/22/23 UAH 17
Advanced Features – Clocking Options
04/22/23 UAH 18
Advanced Features-Cool Clock
04/22/23 UAH 19
Using the advanced features
• Clock divide– declaration– Instantiation
• Schmitt Trigger input
04/22/23 UAH 20
Advanced Features-On the fly Configuration
• Initial pattern is loaded into a configuration shifter
• The pattern first transfers into nonvolatile memory
• The pattern is then read from NV to SRAM for actual cell operation
• Leaves ability to reload the NV memory as xilinx says, “On the Fly”
04/22/23 UAH 21
04/22/23 UAH 22
04/22/23 UAH 23
Impact Menu
04/22/23 UAH 24
Selecting OTF
04/22/23 UAH 25
Cool Runner II Features
• Advanced Design Security• Hot Pluggable• Wide package availability• Supports Multi Voltage standards
04/22/23 UAH 26
Applications
• Ideal for high speed designs:– High performance CPLD– Advanced features– Double data rates
• Target device for portable designs:– Lowest power– Maximum battery life– Lower heat dissipation– Small packaging– Chip scale packaging
04/22/23 UAH 27
SPI
SMBus
Battery
IrDALED
UART Docking Cradle
TouchscreenKeypad
P
LCD
Flash SRAMCompact
Flash
PDA
04/22/23 UAH 28
Address
Data
Control
DDRSDRAMP
Interface for DDR SDRAM Interface
• Double data rates
• Address translation
04/22/23 UAH 29
ISE6.1Design Flow
• An active project space is created.• Existing VHDL modules can be added or new
ones can be created in the project.• A user constraint file is specified that maps the
input and out put signals to the actual pins of the device
• Synthesis of the design is performed by just selecting the implement design option.
• Device is configured by IMPACT.
04/22/23 UAH 30
Cool Runner II
04/22/23 UAH 31
Bibliography
• WWW.Xilinx.com• http://bwrc.eecs.berkeley.edu/IcBook/
Top Related