abc_ab_converter
Design Description
User5
abc_ab_converter: Design DescriptionUser5
Publication date 26-Mar-2012 16:16:16Copyright © 2012
For Internal Distribution Only
iii
Table of Contents1. Model Version ............................................................................................................... 12. Root System .................................................................................................................. 2
2.1. Blocks ................................................................................................................ 22.1.1. Parameters ................................................................................................ 22.1.2. Block Execution Order ............................................................................... 9
3. System Design Variables ................................................................................................ 103.1. Design Variable Summary .................................................................................... 10
4. Requirements Traceability ............................................................................................... 114.1. Model Information for "abc_ab_converter" .............................................................. 114.2. Document Summary for "abc_ab_converter" ............................................................ 11
5. System Model Configuration ........................................................................................... 126. Glossary ...................................................................................................................... 307. About this Report .......................................................................................................... 31
7.1. Report Overview ................................................................................................ 317.2. Root System Description ...................................................................................... 317.3. Subsystem Descriptions ....................................................................................... 327.4. State Chart Descriptions ....................................................................................... 32
iv
List of Figures2.1. abc_ab_converter .......................................................................................................... 2
v
List of Tables2.1. "Gain" Parameters ........................................................................................................ 22.2. "Gain1" Parameters ....................................................................................................... 32.3. "Gain2" Parameters ....................................................................................................... 32.4. "Gain3" Parameters ....................................................................................................... 42.5. "Gain4" Parameters ....................................................................................................... 42.6. "Gain5" Parameters ....................................................................................................... 52.7. "Gain6" Parameters ....................................................................................................... 52.8. "Sum" Parameters ......................................................................................................... 62.9. "Sum1" Parameters ....................................................................................................... 72.10. "Trigonometric Function" Parameters ............................................................................. 72.11. "Va" Parameters ......................................................................................................... 72.12. "Vb" Parameters ......................................................................................................... 82.13. "Vc" Parameters ......................................................................................................... 83.1. Functions used in Design Variable Expressions ................................................................ 104.1. abc_ab_converter Version Information ............................................................................ 115.1. abc_ab_converter Configuration Set ............................................................................... 125.2. abc_ab_converter Configuration Set.Components(1) .......................................................... 125.3. abc_ab_converter Configuration Set.Components(2) .......................................................... 135.4. abc_ab_converter Configuration Set.Components(3) .......................................................... 145.5. abc_ab_converter Configuration Set.Components(4) .......................................................... 155.6. abc_ab_converter Configuration Set.Components(5) .......................................................... 175.7. abc_ab_converter Configuration Set.Components(6) .......................................................... 195.8. abc_ab_converter Configuration Set.Components(7) .......................................................... 195.9. abc_ab_converter Configuration Set.Components(8) .......................................................... 205.10. abc_ab_converter Configuration Set.Components(9) ........................................................ 215.11. abc_ab_converter Configuration Set.Components(8).Components(1) ................................... 215.12. abc_ab_converter Configuration Set.Components(8).Components(2) ................................... 235.13. HDL Coder .............................................................................................................. 24
1
Chapter 1. Model VersionVersion: 1.9
Last modified: Mon Mar 26 16:14:51 2012
Checksum: 3311550615 2358539580 1938061633 2704729060
2
Chapter 2. Root System
Table of Contents2.1. Blocks ........................................................................................................................ 2
2.1.1. Parameters ........................................................................................................ 22.1.2. Block Execution Order ....................................................................................... 9
Figure 2.1. abc_ab_converter
Vc
Vb
Va
atan2
Scope
2/3
-K-
2/3
-K-
-K-
1/2
1/2
2.1. Blocks
2.1.1. Parameters
2.1.1.1. "Gain" (Gain)
Table 2.1. "Gain" Parameters
Parameter Value
Gain 1/2
Multiplication Element-wise(K.*u)
Parameter minimum []
Parameter maximum []
Parameter data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools
off
Integer rounding mode Floor
Root System
3
Parameter Value
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.2. "Gain1" (Gain)
Table 2.2. "Gain1" Parameters
Parameter Value
Gain 1/2
Multiplication Element-wise(K.*u)
Parameter minimum []
Parameter maximum []
Parameter data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.3. "Gain2" (Gain)
Table 2.3. "Gain2" Parameters
Parameter Value
Gain sqrt(3)/2
Multiplication Element-wise(K.*u)
Parameter minimum []
Parameter maximum []
Parameter data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Root System
4
Parameter Value
Lock output data type setting against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.4. "Gain3" (Gain)
Table 2.4. "Gain3" Parameters
Parameter Value
Gain sqrt(3)/2
Multiplication Element-wise(K.*u)
Parameter minimum []
Parameter maximum []
Parameter data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.5. "Gain4" (Gain)
Table 2.5. "Gain4" Parameters
Parameter Value
Gain 2/3
Multiplication Element-wise(K.*u)
Parameter minimum []
Parameter maximum []
Root System
5
Parameter Value
Parameter data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.6. "Gain5" (Gain)
Table 2.6. "Gain5" Parameters
Parameter Value
Gain 180/pi
Multiplication Element-wise(K.*u)
Parameter minimum []
Parameter maximum []
Parameter data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.7. "Gain6" (Gain)
Table 2.7. "Gain6" Parameters
Parameter Value
Gain 2/3
Root System
6
Parameter Value
Multiplication Element-wise(K.*u)
Parameter minimum []
Parameter maximum []
Parameter data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock output data type setting against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.8. "Sum" (Sum)
Table 2.8. "Sum" Parameters
Parameter Value
Icon shape round
List of signs |+--
Sum over All dimensions
Dimension 1
Require all inputs to have the same data type
off
Accumulator data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
Root System
7
2.1.1.9. "Sum1" (Sum)
Table 2.9. "Sum1" Parameters
Parameter Value
Icon shape round
List of signs |+-
Sum over All dimensions
Dimension 1
Require all inputs to have the same data type
off
Accumulator data type Inherit: Inherit via internal rule
Output minimum []
Output maximum []
Output data type Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools
off
Integer rounding mode Floor
Saturate on integer overflow
off
Sample time (-1 for inherited)
-1
2.1.1.10. "Trigonometric Function" (Trigonometry)
Table 2.10. "Trigonometric Function" Parameters
Parameter Value
Function atan2
Approximation method None
Number of iterations 11
Sample time (-1 for inherited)
-1
2.1.1.11. "Va" (Sin)
Table 2.11. "Va" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Root System
8
Parameter Value
Amplitude 1
Bias 0
Frequency (rad/sec) 100*pi
Phase (rad) pi/2
Samples per period 10
Number of offset samples
0
Sample time 0
Interpret vector parameters as 1-D
on
2.1.1.12. "Vb" (Sin)
Table 2.12. "Vb" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 100*pi
Phase (rad) 11*pi/6
Samples per period 10
Number of offset samples
0
Sample time 0
Interpret vector parameters as 1-D
on
2.1.1.13. "Vc" (Sin)
Table 2.13. "Vc" Parameters
Parameter Value
Sine type Time based
Time (t) Use simulation time
Amplitude 1
Bias 0
Frequency (rad/sec) 100*pi
Root System
9
Parameter Value
Phase (rad) 7*pi/6
Samples per period 10
Number of offset samples
0
Sample time 0
Interpret vector parameters as 1-D
on
2.1.2. Block Execution Order1. Vb [8] (Sin)2. Gain2 [3] (Gain)3. Vc [8] (Sin)4. Gain3 [4] (Gain)5. Sum1 [6] (Sum)6. Gain4 [4] (Gain)7. Va [7] (Sin)8. Gain [2] (Gain)9. Gain1 [3] (Gain)10. Sum [6] (Sum)11. Gain6 [5] (Gain)12. Trigonometric Function [7] (Trigonometry)13. Gain5 [5] (Gain)14. Scope [6] (Scope)
10
Chapter 3. System Design Variables
Table of Contents3.1. Design Variable Summary ............................................................................................ 10
3.1. Design Variable SummaryTable 3.1. Functions used in Design Variable Expressions
Function Name Parent Blocks Calling string
pi Gain5 [] Va [] Va [] Vb [] Vb [] Vc [] Vc []
180/pi 100*pi pi/2 100*pi 11*pi/6 100*pi 7*pi/6
sqrt Gain2 [] Gain3 []
sqrt(3)/2 sqrt(3)/2
11
Chapter 4. Requirements Traceability
Table of Contents4.1. Model Information for "abc_ab_converter" ...................................................................... 114.2. Document Summary for "abc_ab_converter" .................................................................... 11
4.1. Model Information for "abc_ab_converter"Table 4.1. abc_ab_converter Version Information
ModelVersion
1.9 ConfigurationManager
None
Created
Thu Mar 22 00:00:44 2012 Creator
Irfan
LastModifiedDate
Mon Mar 26 16:14:51 2012 LastModifiedBy
User5
4.2. Document Summary for"abc_ab_converter"
.
12
Chapter 5. System Model ConfigurationTable 5.1. abc_ab_converter Configuration Set
Property Value
Description
Components [ abc_ab_converter Configuration Set.Components(1) [] , abc_ab_converter Configuration Set.Components(2) [] , abc_ab_converter Configuration Set.Components(3) [] , abc_ab_converter Configuration Set.Components(4) [] , abc_ab_converter Configuration Set.Components(5) [] , abc_ab_converter Configuration Set.Components(6) [] , abc_ab_converter Configuration Set.Components(7) [] , abc_ab_converter Configuration Set.Components(8) [] , abc_ab_converter Configuration Set.Components(9) [] ]
Name Configuration
SimulationMode normal
Table 5.2. abc_ab_converter Configuration Set.Components [ ](1)
Property Value
Name Solver
Description
Components
StartTime 0.0
StopTime 0.06
NumberOfSteps 1
NumberOfLastSnapshots 0
SnapshotInterval 1
SnapshotBufferSize 10
EnableRollback off
EnablePauseTime off
PauseTime 5.0
AbsTol auto
FixedStep auto
InitialStep auto
MaxNumMinSteps -1
MaxOrder 5
System Model Configuration
13
ZcThreshold auto
ConsecutiveZCsStepRelTol 10*128*eps
MaxConsecutiveZCs 1000
ExtrapolationOrder 4
NumberNewtonIterations 1
MaxStep auto
MinStep auto
MaxConsecutiveMinStep 1
RelTol 1e-3
SolverMode Auto
Solver ode45
SolverName ode45
SolverType Variable-step
SolverJacobianMethodControl auto
ShapePreserveControl DisableAll
ZeroCrossControl UseLocalSettings
ZeroCrossAlgorithm Nonadaptive
SolverResetMethod Fast
PositivePriorityOrder off
AutoInsertRateTranBlk off
SampleTimeConstraint Unconstrained
InsertRTBMode Whenever possible
SampleTimeProperty
Table 5.3. abc_ab_converter Configuration Set.Components [ ](2)
Property Value
Name Data Import/Export
Description
Components
Decimation 1
ExternalInput [t, u]
FinalStateName xFinal
InitialState xInitial
LimitDataPoints on
MaxDataPoints 1000
LoadExternalInput off
LoadInitialState off
SaveFinalState off
SaveCompleteFinalSimState off
System Model Configuration
14
SaveFormat Array
SignalLoggingSaveFormat ModelDataLogs
SaveOutput on
SaveState off
SignalLogging on
DSMLogging on
InspectSignalLogs off
SaveTime on
ReturnWorkspaceOutputs off
StateSaveName xout
TimeSaveName tout
OutputSaveName yout
SignalLoggingName logsout
DSMLoggingName dsmout
OutputOption RefineOutputTimes
OutputTimes []
ReturnWorkspaceOutputsName out
Refine 1
Table 5.4. abc_ab_converter Configuration Set.Components [ ](3)
Property Value
Name Optimization
Description
Components
BlockReduction on
BooleanDataType on
ConditionallyExecuteInputs on
InlineParams off
UseIntDivNetSlope off
UseSpecifiedMinMax off
InlineInvariantSignals off
OptimizeBlockIOStorage on
BufferReuse on
EnhancedBackFolding off
StrengthReduction off
AdvancedOptControl
EnforceIntegerDowncast on
ExpressionFolding on
BooleansAsBitfields off
System Model Configuration
15
BitfieldContainerType uint_T
EnableMemcpy on
MemcpyThreshold 64
PassReuseOutputArgsAs Structure reference
PassReuseOutputArgsThreshold 12
FoldNonRolledExpr on
LocalBlockOutputs on
RollThreshold 5
SystemCodeInlineAuto off
StateBitsets off
DataBitsets off
UseTempVars off
ZeroExternalMemoryAtStartup on
ZeroInternalMemoryAtStartup on
InitFltsAndDblsToZero off
NoFixptDivByZeroProtection off
EfficientFloat2IntCast off
EfficientMapNaN2IntZero on
OptimizeModelRefInitCode off
LifeSpan inf
EvaledLifeSpan Inf
MaxStackSize Inherit from target
BufferReusableBoundary on
SimCompilerOptimization Off
AccelVerboseBuild off
AccelParallelForEachSubsystem on
Table 5.5. abc_ab_converter Configuration Set.Components [ ](4)
Property Value
Name Diagnostics
Description
Components
RTPrefix error
ConsistencyChecking none
ArrayBoundsChecking none
SignalInfNanChecking none
SignalRangeChecking none
ReadBeforeWriteMsg UseLocalSettings
WriteAfterWriteMsg UseLocalSettings
System Model Configuration
16
WriteAfterReadMsg UseLocalSettings
AlgebraicLoopMsg warning
ArtificialAlgebraicLoopMsg warning
SaveWithDisabledLinksMsg warning
SaveWithParameterizedLinksMsg warning
CheckSSInitialOutputMsg on
UnderspecifiedInitializationDetection Classic
MergeDetectMultiDrivingBlocksExec none
CheckExecutionContextPreStartOutputMsg off
CheckExecutionContextRuntimeOutputMsg off
SignalResolutionControl UseLocalSettings
BlockPriorityViolationMsg warning
MinStepSizeMsg warning
TimeAdjustmentMsg none
MaxConsecutiveZCsMsg error
MaskedZcDiagnostic warning
IgnoredZcDiagnostic warning
SolverPrmCheckMsg warning
InheritedTsInSrcMsg warning
DiscreteInheritContinuousMsg warning
MultiTaskDSMMsg error
MultiTaskCondExecSysMsg error
MultiTaskRateTransMsg error
SingleTaskRateTransMsg none
TasksWithSamePriorityMsg warning
SigSpecEnsureSampleTimeMsg warning
CheckMatrixSingularityMsg none
IntegerOverflowMsg warning
Int32ToFloatConvMsg warning
ParameterDowncastMsg error
ParameterOverflowMsg error
ParameterUnderflowMsg none
ParameterPrecisionLossMsg warning
ParameterTunabilityLossMsg warning
FixptConstUnderflowMsg none
FixptConstOverflowMsg none
FixptConstPrecisionLossMsg none
UnderSpecifiedDataTypeMsg none
UnnecessaryDatatypeConvMsg none
System Model Configuration
17
VectorMatrixConversionMsg none
InvalidFcnCallConnMsg error
FcnCallInpInsideContextMsg Use local settings
SignalLabelMismatchMsg none
UnconnectedInputMsg warning
UnconnectedOutputMsg warning
UnconnectedLineMsg warning
SFcnCompatibilityMsg none
UniqueDataStoreMsg none
BusObjectLabelMismatch warning
RootOutportRequireBusObject warning
AssertControl UseLocalSettings
Echo
EnableOverflowDetection off
ModelReferenceIOMsg none
ModelReferenceVersionMismatchMessage none
ModelReferenceIOMismatchMessage none
ModelReferenceCSMismatchMessage none
ModelReferenceSimTargetVerbose off
UnknownTsInhSupMsg warning
ModelReferenceDataLoggingMessage warning
ModelReferenceSymbolNameMessage warning
ModelReferenceExtraNoncontSigs error
StateNameClashWarn warning
SimStateInterfaceChecksumMismatchMsg warning
SimStateOlderReleaseMsg error
InitInArrayFormatMsg warning
StrictBusMsg ErrorLevel1
BusNameAdapt WarnAndRepair
NonBusSignalsTreatedAsBus none
LoggingUnavailableSignals error
SFUnusedDataAndEventsDiag warning
SFUnexpectedBacktrackingDiag warning
SFInvalidInputDataAccessInChartInitDiag warning
SFNoUnconditionalDefaultTransitionDiag warning
SFTransitionOutsideNaturalParentDiag warning
Table 5.6. abc_ab_converter Configuration Set.Components [ ](5)
Property Value
System Model Configuration
18
Name Hardware Implementation
Description
Components
ProdBitPerChar 8
ProdBitPerShort 16
ProdBitPerInt 32
ProdBitPerLong 32
ProdBitPerFloat 32
ProdBitPerDouble 64
ProdBitPerPointer 32
ProdLargestAtomicInteger Char
ProdLargestAtomicFloat None
ProdIntDivRoundTo Undefined
ProdEndianess Unspecified
ProdWordSize 32
ProdShiftRightIntArith on
ProdHWDeviceType 32-bit Generic
TargetBitPerChar 8
TargetBitPerShort 16
TargetBitPerInt 32
TargetBitPerLong 32
TargetBitPerFloat 32
TargetBitPerDouble 64
TargetBitPerPointer 32
TargetLargestAtomicInteger Char
TargetLargestAtomicFloat None
TargetShiftRightIntArith on
TargetIntDivRoundTo Undefined
TargetEndianess Unspecified
TargetWordSize 32
TargetTypeEmulationWarnSuppressLevel 0
TargetPreprocMaxBitsSint 32
TargetPreprocMaxBitsUint 32
TargetHWDeviceType Specified
TargetUnknown off
ProdEqTarget on
System Model Configuration
19
Table 5.7. abc_ab_converter Configuration Set.Components [ ](6)
Property Value
Name Model Referencing
Description
Components
UpdateModelReferenceTargets IfOutOfDateOrStructuralChange
CheckModelReferenceTargetMessage error
EnableParallelModelReferenceBuilds off
ParallelModelReferenceErrorOnInvalidPool on
ParallelModelReferenceMATLABWorkerInit None
ModelReferenceNumInstancesAllowed Multi
PropagateVarSize Infer from blocks in model
ModelDependencies
ModelReferencePassRootInputsByReference on
ModelReferenceMinAlgLoopOccurrences off
PropagateSignalLabelsOutOfModel off
SupportModelReferenceSimTargetCustomCode off
Table 5.8. abc_ab_converter Configuration Set.Components [ ](7)
Property Value
Name Simulation Target
Description
Components
SimCustomSourceCode
SimCustomHeaderCode
SimCustomInitializer
SimCustomTerminator
SimReservedNameArray
SimUserSources
SimUserIncludeDirs
SimUserLibraries
SFSimEnableDebug on
SFSimOverflowDetection on
SFSimEcho on
SimBlas on
SimCtrlC on
SimExtrinsic on
System Model Configuration
20
SimIntegrity on
SimUseLocalCustomCode off
SimParseCustomCode on
SimBuildMode sf_incremental_build
SimDataInitializer
Table 5.9. abc_ab_converter Configuration Set.Components [ ](8)
Property Value
Name Code Generation
SystemTargetFile grt.tlc
TLCOptions
CodeGenDirectory
GenCodeOnly off
MakeCommand make_rtw
GenerateMakefile on
TemplateMakefile grt_default_tmf
PostCodeGenCommand
Description
GenerateReport off
SaveLog off
RTWVerbose on
RetainRTWFile off
ProfileTLC off
TLCDebug off
TLCCoverage off
TLCAssert off
ProcessScriptMode Default
ConfigurationMode Optimized
ProcessScript
ConfigurationScript
ConfigAtBuild off
RTWUseLocalCustomCode off
RTWUseSimCustomCode off
CustomSourceCode
CustomHeaderCode
CustomInclude
CustomSource
CustomLibrary
System Model Configuration
21
CustomInitializer
CustomTerminator
IncludeHyperlinkInReport off
LaunchReport off
TargetLang C
IncludeRootSignalInRTWFile off
IncludeVirtualBlocksInRTWFileBlockHierarchyMap
off
IncludeRegionsInRTWFileBlockHierarchyMap off
IncludeERTFirstTime off
GenerateTraceInfo off
GenerateTraceReport off
GenerateTraceReportSl off
GenerateTraceReportSf off
GenerateTraceReportEml off
GenerateCodeInfo off
RTWCompilerOptimization Off
ObjectivePriorities
RTWCustomCompilerOptimizations
CheckMdlBeforeBuild Off
CustomRebuildMode OnUpdate
DataInitializer
Components [ abc_ab_converter Configuration Set.Components(8).Components(1) [] , abc_ab_converter Configuration Set.Components(8).Components(2) [] ]
Table 5.10. abc_ab_converter Configuration Set.Components [ ](9)
Property Value
Description HDL Coder custom configuration component
Components
Name HDL Coder
Table 5.11. abc_ab_converter ConfigurationSet.Components(8).Components [ ](1)
Property Value
Name Code Appearance
Description
Components
System Model Configuration
22
Comment
ForceParamTrailComments off
GenerateComments on
IgnoreCustomStorageClasses on
IgnoreTestpoints off
IncHierarchyInIds off
MaxIdLength 31
PreserveName off
PreserveNameWithParent off
ShowEliminatedStatement off
IncAutoGenComments off
SimulinkDataObjDesc off
SFDataObjDesc off
MATLABFcnDesc off
IncDataTypeInIds off
PrefixModelToSubsysFcnNames on
MangleLength 1
CustomSymbolStr $R$N$M
CustomSymbolStrGlobalVar $R$N$M
CustomSymbolStrType $N$R$M
CustomSymbolStrField $N$M
CustomSymbolStrFcn $R$N$M$F
CustomSymbolStrFcnArg rt$I$N$M
CustomSymbolStrBlkIO rtb_$N$M
CustomSymbolStrTmpVar $N$M
CustomSymbolStrMacro $R$N$M
CustomCommentsFcn
DefineNamingRule None
DefineNamingFcn
ParamNamingRule None
ParamNamingFcn
SignalNamingRule None
SignalNamingFcn
InsertBlockDesc off
InsertPolySpaceComments off
SimulinkBlockComments on
MATLABSourceComments off
EnableCustomComments off
InlinedPrmAccess Literals
System Model Configuration
23
ReqsInCode off
UseSimReservedNames off
ReservedNameArray
Table 5.12. abc_ab_converter ConfigurationSet.Components(8).Components [ ](2)
Property Value
Name Target
Description
Components
IsERTTarget off
TargetFcnLib ansi_tfl_table_tmw.mat
TargetLibSuffix
TargetPreCompLibLocation
GenFloatMathFcnCalls ANSI_C
TargetFunctionLibrary ANSI_C
UtilityFuncGeneration Auto
ERTMultiwordTypeDef System defined
CodeExecutionProfiling off
ERTCodeCoverageTool None
ERTMultiwordLength 256
MultiwordLength 2048
GenerateFullHeader on
GenerateSampleERTMain off
GenerateTestInterfaces off
IsPILTarget off
ModelReferenceCompliant on
ParMdlRefBuildCompliant on
CompOptLevelCompliant on
IncludeMdlTerminateFcn on
GeneratePreprocessorConditionals Disable all
CombineOutputUpdateFcns off
CombineSignalStateStructs off
SuppressErrorStatus off
ERTFirstTimeCompliant off
IncludeFileDelimiter Auto
ERTCustomFileBanners off
SupportAbsoluteTime on
System Model Configuration
24
LogVarNameModifier rt_
MatFileLogging on
MultiInstanceERTCode off
SupportNonFinite on
SupportComplex on
PurelyIntegerCode off
SupportContinuousTime on
SupportNonInlinedSFcns on
SupportVariableSizeSignals off
ParenthesesLevel Nominal
PortableWordSizes off
GenerateClassInterface off
ModelStepFunctionPrototypeControlCompliant off
CPPClassGenCompliant off
AutosarCompliant off
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize 1000000
ExtModeTransport 0
ExtModeMexFile ext_comm
ExtModeMexArgs
ExtModeIntrfLevel Level1
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
RTWCAPIRootIO off
GenerateASAP2 off
Table 5.13. HDL Coder
Property Value
HDLSubsystem abc_ab_converter
CoeffPrefix coeff
InputType std_logic_vector
OutputType Same as input type
ScalarizePorts off
CoeffMultipliers Multiplier
ResetType Asynchronous
FIRAdderStyle linear
System Model Configuration
25
MultiplierInputPipeline 0
MultiplierOutputPipeline 0
FoldingFactor 1
NumMultipliers -1
OptimizeForHDL off
TimingControllerPostfix _tc
OptimizeTimingController on
CastBeforeSum on
CheckHDL off
EnablePrefix enb
ClockEnableInputPort clk_enable
ClockEnableOutputPort ce_out
ClockInputPort clk
ResetInputPort reset
SimulatorFlags
HDLCompileFilePostfix _compile.do
HDLCompileInit vlib %s\n
HDLCompileTerm
HDLCompileVerilogCmd vlog %s %s\n
HDLCompileVHDLCmd vcom %s %s\n
HDLMapFilePostfix _map.txt
HDLMapSeparator
HDLSimCmd vsim -novopt work.%s\n
HDLSimFilePostfix _sim.do
HDLSimProjectFilePostfix _init.do
HDLSimInit onbreak resume\nonerror resume\n
HDLSimProjectCmd project addfile %s\n
HDLSimProjectTerm project compileall\n
HDLSimProjectInit project new . %s work\n
HDLSimTerm run -all\n
HDLSimViewWaveCmd add wave sim:%s\n
HDLSynthTool None
HDLSynthCmd
HDLSynthFilePostfix
HDLSynthInit
HDLSynthTerm
ReservedWordPostfix _rsvd
System Model Configuration
26
BlockGenerateLabel _gen
VHDLLibraryName work
VHDLArchitectureName rtl
ClockProcessPostfix _process
ComplexImagPostfix _im
ComplexRealPostfix _re
EntityConflictPostfix _block
InstancePrefix u_
InstancePostfix
InstanceGenerateLabel _gen
OutputGenerateLabel outputgen
PackagePostfix _pkg
SplitEntityArch off
SplitEntityFilePostfix _entity
SplitArchFilePostfix _arch
VectorPrefix vector_of_
ClockInputs Single
UseRisingEdge off
TargetDirectory hdlsrc
EDAScriptGeneration on
HDLControlFiles
AddInputRegister on
AddOutputRegister on
AddPipelineRegisters off
PipelinePostfix _pipe
InputPort filter_in
OutputPort filter_out
FracDelayPort filter_fd
Name filter
RemoveResetFrom None
ReuseAccum off
ScaleWarnBits 3
SerialPartition -1
DALUTPartition -1
DARadix 2
CoefficientSource Internal
CoefficientMemory Registers
InputComplex off
AddRatePort off
System Model Configuration
27
GenerateHDLCode on
GenerateModel on
GenerateTB off
Traceability off
ResourceReport off
OptimizationReport off
Recommendations off
RequirementComments on
Backannotation off
HierarchicalDistPipelining off
HandleAtomicSubsystem on
OptimizeMdlGen on
MulticyclePathInfo off
EnableFPGAWorkflow off
FPGAWorkflowParameters
GainMultipliers Multiplier
ProductOfElementsStyle linear
UserComment
ResetAssertedLevel Active-high
SafeZeroConcat on
SumOfElementsStyle linear
TargetLanguage VHDL
Oversampling 1
Verbosity 1
TestBenchName filter_tb
MultifileTestBench off
IgnoreDataChecking 0
TestBenchPostfix _tb
TestBenchDataPostfix _data
TestBenchStimulus
TestBenchUserStimulus
TestBenchFracDelayStimulus
TestBenchCoeffStimulus
TestBenchRateStimulus
ForceClockEnable on
MinimizeClockEnables off
TestBenchClockEnableDelay 1
ForceClock on
ClockHighTime 5
System Model Configuration
28
ClockLowTime 5
HoldTime 2
ForceReset on
ErrorMargin 4
HoldInputDataBetweenSamples on
InitializeTestBenchInputs off
ResetLength 2
TestBenchReferencePostFix _ref
GenerateValidationModel off
RAMMappingThreshold 256
BalanceDelays off
GenerateCoSimBlock off
GenerateHDLTestBench on
GenerateCoSimModel None
CoSimModelSetup CosimBlockAndDut
SynthesisOnDirective
SynthesisOffDirective
LoopUnrolling off
InlineConfigurations on
UseAggregatesForConst off
UseVerilogTimescale on
VerilogFileExtension .v
VHDLFileExtension .vhd
CodeGenerationOutput GenerateHDLCode
GeneratedModelName
GeneratedModelNamePrefix gm_
UseDotLayout off
ShowCodeGenPIR off
SerializeModel 0
SerializeIO 0
UseSLAutoRoute on
HighlightAncestors on
HighlightColor cyan
InitializeBlockRAM on
InitializeRealPort off
LowerToDirectEmission off
TurnkeyWorkflow off
AlteraWorkflow off
GenerateFILBlock off
System Model Configuration
29
CoSimLibPostfix _cosim
TestBenchInitializeInputs off
30
Chapter 6. GlossaryAtomic Subsystem. A subsystem treated as a unit by an implementation of the design documented inthis report. The implementation computes the outputs of all the blocks in the atomic subsystem beforecomputing the next block in the parent system's block execution order (sorted list).
Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate asystem or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents anequation of the form y = f(t, x, u) where t is the current time, u is a block input, y is a block output, andx is a system state (see the Simulink documentation for information on the functions represented by thevarious types of blocks that make up the diagram). Lines connecting the blocks represent dependenciesamonng the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementationof a design described in this document computes a root or atomic system's outputs at each time step bycomputing the outputs of the blocks in an order determined by block input/output dependencies.
Block Parameter. A variable that determines the output of a block along with its inputs, for example,the gain parameter of a Gain block.
Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model.The block execution order determined by Simulink ensures that a block executes only after all blocks onwhose outputs it depends are executed.
Checksum. A number that indicates whether different versions of a model or atomic subsystem differfunctionally or only cosmetically. Different checksums for different versions of the same model or sub-system indicate that the versions differ functionally.
Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter.Design variables allow the behavior of the model to be altered by altering the value of the design variable.
Signal. A block output, so-called because block outputs typically vary with time.
Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complex-ity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks inthe subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).
31
Chapter 7. About this Report
Table of Contents7.1. Report Overview ........................................................................................................ 317.2. Root System Description .............................................................................................. 317.3. Subsystem Descriptions ............................................................................................... 327.4. State Chart Descriptions ............................................................................................... 32
7.1. Report OverviewThis report describes the design of the abc_ab_converter system. The report was generated automaticallyfrom a Simulink model used to validate the design. It contains the following sections:
Model Version. Specifies information about the version of the model from which this design descriptionwas generated. Includes the model checksum, a number that indicates whether different versions of themodel differ functionally or only cosmetically. Different checksums for different versions indicate thatthe versions differ functionally.
Root System. Describes the design's root system.
Subsystems. Describes each of the design's subsystems.
Design Variables. Describes system design variables, i.e., MATLAB variables and expressions usedas block parameter values.
System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the modelused to simulate the system described by this report.
Requirements Traceability. Shows design requirements associated with elements of the design model.This section appears only if the design model contains requirements links.
Glossary. Defines Simulink terms used in this report.
7.2. Root System DescriptionThis section describes a design's root system. It contains the following sections:
Diagram. Simulink block diagram that represents the algorithm used to compute the root system's out-puts.
Description. Description of the root system. This section appears only if the model's root system hasa Documentation property or a Doc block.
Interface. Name, data type, width, and other properties of the root system's input and output signals.The number of the block port that outputs the signal appears in angle brackets appended to the signal name.This section appears only if the root system has input or output ports.
Blocks. This section has two subsections:
• Parameters. Describes key parameters of blocks in the root system. This section also includes graph-ical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that uselookup tables to compute their outputs.
About this Report
32
• Block Execution Order. Order in which blocks must be executed at each time step in order to ensurethat each block's inputs are available when it executes.
State Charts. Describes state charts used in the root system. This section appears only if the root systemcontains Stateflow blocks.
7.3. Subsystem DescriptionsThis section describes a design's subsystems. Each subsystem description contains the following sections:
Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicateswhether the version of the model subsystem used to generate this report differs functionally from otherversions of the model subsystem. If two model checksums differ, the corresponding versions of the modeldiffer functionally.
Diagram. Simulink block diagram that graphically represents the algorithm used to compute thesubsystem's outputs.
Description. Description of the subsystem. This section appears only if the subsystem has a Documen-tation property or contains a Doc block.
Interface. Name, data type, width, and other properties of the subsystem's input and output signals. Thenumber of the block port that outputs the signal appears in angle brackets appended to the signal name.This section appears only if the subsystem is atomic and has input or output ports.
Blocks. Blocks that this subsystem contains. This section has two subsections:
• Parameters. Key parameters of blocks in the subsystem. This section also includes graphical and/ortabular representations of lookup table data used by lookup table blocks, blocks that use lookup tablesto compute their outputs.
• Block Execution Order. Order in which the subsystem's blocks must be executed at each time stepin order to ensure that each block's inputs are available when the block executes .This section appearsonly if the subsystem is atomic.
State Charts. Describes state charts used in the subsystem. This section appears only if the root systemcontains Stateflow blocks.
7.4. State Chart DescriptionsThis section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflowblocks. Each state machine description contains the following sections:
Chart. Diagram representing the state machine.
States. Describes the state machine's states. Each state description includes the state's diagram and di-agrams and/or descriptions of graphical functions, Simulink functions, truth tables, and Embedded MAT-LAB functions parented by the state.
Transitions. Transitions between the state machine's states. Each transition description specifies thevalues of key transition properties. Appears only if a transition has properties that do not appear on thechart.
Junctions. Transition junctions. Each junction description specifies the values of key junction proper-ties. Appears only if a junction has properties that do not appear on the chart.
About this Report
33
Events. Events that trigger state transitions. Each event description specifies the values of key eventproperties.
Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machinedata.
Targets. Executable implementations of the state machine used to compute the outputs of the corre-sponding Stateflow block.
Embedded MATLAB Supporting Functions. List of functions invoked by Embedded MATLABfunctions defined in the chart.
Top Related